

# **CY29947AXI Datasheet**

www.digi-electronics.com



 

 DiGi Electronics Part Number
 CY29947AXI-DG

 Manufacturer
 Infineon Technologies

 Manufacturer Product Number
 CY29947AXI

 Description
 IC CLK BUFFER 2:9 200MHZ 32TQFP

 Detailed Description
 Clock Fanout Buffer (Distribution), Multiplexer IC 2: 9 200 MHz 32-TQFP

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
CY29947AXI	Infineon Technologies
Series:	Product Status:
	Obsolete
Type:	Number of Circuits:
Fanout Buffer (Distribution), Multiplexer	1
Ratio - Input:Output:	Differential - Input:Output:
2:9	Yes/No
Input:	Output:
LVCMOS, LVTTL	LVCMOS, LVTTL
Frequency - Max:	Voltage - Supply:
200 MHz	2.375V ~ 3.63V
Operating Temperature:	Mounting Type:
-40°C ~ 85°C	Surface Mount
Package / Case:	Supplier Device Package:
32-TQFP	32-TQFP (7x7)
Base Product Number:	
CY29947	

# **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	3 (168 Hours)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	



## CY29947

# 2.5 V or 3.3 V, 200 MHz, 1:9 Clock Distribution Buffer

#### Features

- 2.5 V or 3.3 V operation
- 200 MHz clock support
- LVCMOS-/LVTTL-compatible inputs
- 9 clock outputs: drive up to 18 clock lines
- Synchronous Output Enable
- Output three-state control
- 250 ps max. output-to-output skew
- Pin compatible with MPC947, MPC9447
- Available in Industrial and Commercial temp. range
- 32-pin TQFP package

#### **Functional Description**

The CY29947 is a low-voltage 200 MHz clock distribution buffer with the capability to select one of two LVCMOS/LVTTL compatible clock inputs. The two clock sources can be used to provide for a test clock as well as the primary system clock. All other control inputs are LVCMOS/LVTTL compatible. The 9 outputs are LVCMOS or LVTTL compatible and can drive 50  $\Omega$  series or parallel terminated transmission lines.For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:18. The outputs can also be three-stated via the three-state input TS#. Low output-to-output skews make the CY29947 an ideal clock distribution buffer for nested clock trees in the most demanding of synchronous systems.

The CY29947 also provides a synchronous output enable input for enabling or disabling the output clocks. Since this input is internally synchronized to the input clock, potential output glitching or runt pulse generation is eliminated.

For a complete list of related documentation, click here.

#### **Block Diagram**





## Contents

3
3
4
5
5
5
3
3
3
9

Acronyms	
Document Conventions	10
Units of Measure	
Revision History	11
Sales, Solutions, and Legal Information	12
Worldwide Sales and Design Support	12
Products	12
PSoC®Solutions	
Cypress Developer Community	
Technical Support	12



**Pinouts** 

Figure 1. 32-pin TQFP pinout



#### **Pin Definitions**

Pin	Name	PWR	I/O <sup>[1]</sup>	Description	
3	TCLK0		I, PU	Test Clock Input	
4	TCLK1		I, PU	Test Clock Input	
2	TCLK_SEL		I, PU	Test Clock Select Input. When LOW, TCLK0 is selected. When asserted HIGH, TCLK1 is selected.	
11, 13, 15, 19, 21, 23, 26, 28, 30	Q(8:0)	VDDC	0	Clock Outputs	
5	SYNC_OE		I, PU	<b>Output Enable Input</b> . When asserted HIGH, the outputs are enabled and when set LOW the outputs are disabled in a LOW state.	
6	TS#		I, PU	<b>Three-state Control Input</b> . When asserted LOW, the output buffers are three-stated. When set HIGH, the output buffers are enabled.	
10, 14, 18, 22, 27, 31	VDDC			3.3 V or 2.5 V Power Supply for Output Clock Buffers	
7	VDD			3.3 V or 2.5 V Power Supply	
1, 8, 9, 12, 16, 17, 20, 24, 25, 29, 32	VSS			Common Ground	



#### **Output Enable/Disable**

The CY29947 features a control input to enable or disable the outputs. This data is latched on the falling edge of the input clock. When SYNC\_OE is asserted LOW, the outputs are disabled in a LOW state. When SYNC\_OE is set HIGH, the outputs are enabled as shown in Figure 2.



Figure 2. SYNC\_OE Timing Diagram



#### **Maximum Ratings**

Exceeding maximum ratings <sup>[2]</sup> may shorten the useful life of the device. User guidelines are not tested.

Maximum Input Voltage Relative to $V_{SS}\!:$ .	V <sub>SS</sub> – 0.3 V
Maximum Input Voltage Relative to $V_{DD}\!:$ .	V <sub>DD</sub> + 0.3 V
Storage Temperature:	–65 °C to + 150 °C
Operating Temperature:	–40 °C to +85 °C
Maximum ESD protection	2 kV

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range:

 $V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$ 

Unused inputs must always be tied to an appropriate logic voltage level (either  $\rm V_{SS}~or~V_{DD}).$ 

## **DC Parameters**

 $V_{DD}$  =  $V_{DDC}$  = 3.3 V ± 10% or 2.5 V ± 5%, Over the specified temperature range

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input Low Voltage		V <sub>SS</sub>	-	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	-	V <sub>DD</sub>	V
IIL	Input Low Current <sup>[3]</sup>		-	-	-100	μA
IIH	Input High Current <sup>[3]</sup>		-	-	10	μA
V <sub>OL</sub>	Output Low Voltage <sup>[4]</sup>	I <sub>OL</sub> = 20 mA	-	-	0.4	V
V <sub>OH</sub>	Output High Voltage <sup>[4]</sup>	I <sub>OH</sub> = –20 mA, V <sub>DD</sub> = 3.3 V	2.5	-	-	V
		I <sub>OH</sub> = –20 mA, V <sub>DD</sub> = 2.5 V	1.8	-	-	
I <sub>DDQ</sub>	Quiescent Supply Current		-	5	7	mA
I <sub>DD</sub>	Dynamic Supply Current	V <sub>DD</sub> = 3.3 V, Outputs @ 100 MHz, CL = 30 pF	-	120	-	mA
		V <sub>DD</sub> = 3.3 V, Outputs @ 160 MHz, CL = 30 pF	-	200	-	
		V <sub>DD</sub> = 2.5 V, Outputs @ 100 MHz, CL = 30 pF	-	85	-	
		V <sub>DD</sub> = 2.5 V, Outputs @ 160 MHz, CL = 30 pF	-	140	-	
Zout	Output Impedance	V <sub>DD</sub> = 3.3 V	12	15	18	Ω
		V <sub>DD</sub> = 2.5 V	14	18	22	
C <sub>in</sub>	Input Capacitance		-	4	-	pF

#### Thermal Resistance

Parameter <sup>[5]</sup>	Description	Test Conditions	32-pin TQFP	Unit
$\theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	65	°C/W
$\theta_{\rm JC}$	Thermal resistance (junction to case)	accordance with EIA/JESD51.	12	°C/W

#### Notes

3. Inputs have pull-up/pull-down resistors that effect input current.

<sup>2.</sup> Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

<sup>4.</sup> Driving series or parallel terminated 50  $\Omega$  (or 50  $\Omega$  to V\_{DD}/2) transmission lines.

<sup>5.</sup> These parameters are guaranteed by design and are not tested.



#### **AC Parameters**

 $V_{DD}$  =  $V_{DDC}$  = 3.3 V  $\pm$  10% or 2.5 V  $\pm$  5%, Over the specified temperature range

Parameter <sup>[6]</sup>	Description	Conditions	Min	Тур	Мах	Unit
Fmax	Input Frequency <sup>[7]</sup>	V <sub>DD</sub> = 3.3 V	-	-	200	MHz
		V <sub>DD</sub> = 2.5 V	-	-	170	
Tpd	TCLK To Q Delay <sup>[7]</sup>	V <sub>DD</sub> = 3.3 V	4.75	-	9.25	ns
		V <sub>DD</sub> = 2.5 V	6.50	-	10.50	
FoutDC	Output Duty Cycle <sup>[7, 8]</sup>	Measured at V <sub>DD</sub> /2	45	-	55	%
tpZL, tpZH	Output Enable Time (all outputs)		2	-	10	ns
tpLZ, tpHZ	Output Disable Time (all outputs)		2	-	10	ns
Tskew	Output-to-Output Skew <sup>[7, 9]</sup>		-	150	250	ps
Tskew(pp)	Part-to-Part Skew <sup>[10]</sup>		-	-	2.0	ns
Ts	Set-up Time <sup>[7, 11]</sup>	SYNC_OE to TCLK	0.0	-	-	ps
Th	Hold Time <sup>[7, 11]</sup>	TCLK to SYNC_OE	1.0	-	-	ps
Tr/Tf	Output Clocks Rise/Fall Time <sup>[9]</sup>	0.8 V to 2.0 V, V <sub>DD</sub> = 3.3 V	0.20	-	1.0	ns
		0.6 V to 1.8 V, V <sub>DD</sub> = 2.5 V	0.20	_	1.3	

Notes

Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs.
 Outputs driving 50 Ω transmission lines.
 50% input duty cycle.
 See Figure 3 on page 7.
 Dest the Dest elements are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs.

- 10. Part-to-Part skew at a given temperature and voltage.
- 11. Set-up and hold times are relative to the falling edge of the input clock.



#### Figure 3. LVCMOS\_CLK CY29947 Test Reference for V<sub>CC</sub> = 3.3 V and V<sub>CC</sub> = 2.5 V







Figure 5. Output Duty Cycle (FoutDC)



Figure 6. Output-to-Output Skew tsk(0)





#### **Ordering Information**

Part Number	Package Type	Production Flow
CY29947AXI	32-pin TQFP	Industrial, –40 °C to +85 °C
CY29947AXIT	32-pin TQFP – Tape and Reel	Industrial, –40 °C to +85 °C

#### **Ordering Code Definitions**





#### Package Drawing and Dimension

Figure 7. 32-pin TQFP (7 × 7 × 1.0 mm) Package Outline, 51-85063



51-85063 \*E



## CY29947

## Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
ESD	Electrostatic Discharge
I/O	Input/Output
LVCMOS	Low Voltage Complementary Metal Oxide Semiconductor
LVTTL	Low Voltage Transistor-Transistor Logic
PLL	Phase Locked Loop
TQFP	Thin Quad Flat Pack
VCO	Voltage-Controlled Oscillator

#### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kV	kilovolt
MHz	megahertz
μA	microampere
mA	milliampere
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt
W	watt



## **Revision History**

Document Title: CY29947, 2.5 V or 3.3 V, 200 MHz, 1:9 Clock Distribution Buffer Document Number: 38-07287						
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	111098	02/07/02	BRK	New data sheet		
*A	116781	08/14/02	HWT	Added Commercial Temperature Range in the ordering information		
*В	118462	09/09/02	HWT	Corrected the Package Drawing and Dimension in page 6 from 32 LQFP to 32 TQFP		
*C	122879	12/22/02	RBI	Added power up requirements to Maximum Ratings		
*D	2899714	03/26/10	BASH	Removed inactive parts from the ordering table. Replaced with active parts. Updated package diagram		
*E	3163585	02/05/2011	CXQ	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated to new template.		
*F	4311272	03/17/2014	CINM	Updated Package Drawing and Dimension: spec 51-85063 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.		
*G	4586288	12/03/2014	CINM	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Ordering Information: Removed the prune part numbers CY29947AXC and CY29947AXCT.		
*H	5270507	05/13/2016	PSR	Added Thermal Resistance. Updated Package Drawing and Dimension: spec 51-85063 – Changed revision from *D to *E. Updated to new template.		



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC<sup>®</sup>Solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

<sup>©</sup> Cypress Semiconductor Corporation, 2002-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware product. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.



## **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

<section-header></section-header>		
Herein Harris     Harris       Harris     Harris	Handbard Barran and Angel	A SA B CONTRACTOR OF A SA CONTRA





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.