


# AD5252BRUZ10 Datasheet

[www.digi-electronics.com](http://www.digi-electronics.com)



<https://www.DiGi-Electronics.com>

DiGi Electronics Part Number	AD5252BRUZ10-DG
Manufacturer	<a href="#">Analog Devices Inc.</a>
Manufacturer Product Number	AD5252BRUZ10
Description	IC DGT POT 10KOHM 256TAP 14TSSOP
Detailed Description	Digital Potentiometer 10k Ohm 2 Circuit 256 Taps I2 C Interface 14-TSSOP

This model AD5252BRUZ10 is available at DiGi Electronics.

DiGi Electronics offers a global database of semiconductor and electronic component datasheets.

We welcome your inquiries regarding pricing, lead time, or other product-related questions.

 [Request a Quote](#)

 [Datasheet Search](#)



Tel: +00 852-30501935

RFQ Email: [Info@DiGi-Electronics.com](mailto:Info@DiGi-Electronics.com)

DiGi is a global authorized distributor of electronic components.

## Purchase and inquiry

Manufacturer Product Number:

AD5252BRUZ10

Series:

-

DiGi-Electronics Programmable:

Verified

Configuration:

Potentiometer

Number of Taps:

256

Interface:

I2C

Voltage - Supply:

2.7V ~ 5.5V,  $\pm 2.25V \sim 2.75V$

Tolerance:

$\pm 20\%$

Mounting Type:

Surface Mount

Package / Case:

14-TSSOP (0.173", 4.40mm Width)

Resistance - Wiper (Ohms) (Typ):

200

Manufacturer:

Analog Devices Inc.

Product Status:

Active

Taper:

Linear

Number of Circuits:

2

Resistance (Ohms):

10k

Memory Type:

Non-Volatile

Features:

Selectable Address

Temperature Coefficient (Typ):

650ppm/°C

Supplier Device Package:

14-TSSOP

Operating Temperature:

-40°C ~ 105°C

Base Product Number:

AD5252

## Environmental & Export classification

RoHS Status:

ROHS3 Compliant

REACH Status:

REACH Unaffected

HTSUS:

8542.39.0001

Moisture Sensitivity Level (MSL):

1 (Unlimited)

ECCN:

EAR99

## Dual 64-/256-Position I<sup>2</sup>C Nonvolatile Memory Digital Potentiometers

### FEATURES

- ▶ AD5251: Dual 64-position resolution
- ▶ AD5252: Dual 256-position resolution
- ▶ AD5251: 50 kΩ
- ▶ AD5252: 1 kΩ, 10 kΩ, 50 kΩ, 100 kΩ
- ▶ Nonvolatile memory stores wiper setting w/write protection
- ▶ Power-on refreshed with EEMEM settings in 300 μs typ
- ▶ EEMEM rewrite time = 540 μs typ
- ▶ Resistance tolerance stored in nonvolatile memory
- ▶ 12 extra bytes in EEMEM for user-defined information
- ▶ I<sup>2</sup>C compatible serial interface
- ▶ Direct read/write access of RDAC and EEMEM registers
- ▶ Predefined linear increment/decrement commands
- ▶ Predefined ±6 dB step change commands
- ▶ Synchronous or asynchronous dual-channel update
- ▶ Wiper setting readback
- ▶ 4 MHz bandwidth—1 kΩ version
- ▶ Single supply 2.7 V to 5.5 V
- ▶ Dual supply ±2.25 V to ±2.75 V
- ▶ 2 target address decoding bits allow operation of 4 devices
- ▶ 100-year typical data retention, T<sub>A</sub> = 55°C
- ▶ Operating temperature: -40°C to +105°C

### APPLICATIONS

- ▶ Mechanical potentiometer replacement
- ▶ General-purpose DAC replacement
- ▶ LCD panel V<sub>COM</sub> adjustment
- ▶ White LED brightness adjustment
- ▶ RF base station power amp bias control
- ▶ Programmable gain and offset control
- ▶ Programmable voltage-to-current conversion
- ▶ Programmable power supply
- ▶ Sensor calibrations

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

### GENERAL DESCRIPTION

The AD5251/AD5252<sup>1</sup> are dual-channel, I<sup>2</sup>C, nonvolatile memory, digitally controlled potentiometers with 64/256 positions, respectively. These devices perform the same electronic adjustment functions as mechanical potentiometers, trimmers, and variable resistors. The parts' versatile programmability allows multiple modes of operation, including read/write access in the RDAC and EEMEM registers, increment/decrement of resistance, resistance changes in ±6 dB scales, wiper setting readback, and extra EEMEM for storing user-defined information, such as memory data for other components, lookup table, or system identification information.

The AD5251/AD5252 allow the host I<sup>2</sup>C controllers to write any of the 64-/256-step wiper settings in the RDAC registers and store them in the EEMEM. Once the settings are stored, they are restored automatically to the RDAC registers at system power-on; the settings can also be restored dynamically.

The AD5251/AD5252 provide additional increment, decrement, +6 dB step change, and -6 dB step change in synchronous or asynchronous channel update mode. The increment and decrement functions allow stepwise linear adjustments, with a ± 6 dB step change equivalent to doubling or halving the RDAC wiper setting. These functions are useful for steep-slope, nonlinear adjustments, such as white LED brightness and audio volume control.

The AD5251/AD5252 have a patented resistance-tolerance storing function that allows the user to access the EEMEM and obtain the absolute end-to-end resistance values of the RDACs for precision applications.

The AD5251/AD5252 are available in [TSSOP-14 packages](#). AD5251 has only 50 kΩ resistance options and AD5252 is available in 1 kΩ, 10 kΩ, 50 kΩ, and 100 kΩ options. All parts are guaranteed to operate over the -40°C to +105°C extended industrial temperature range. In this data sheet, the nonvolatile memory and EEMEM terms are used interchangeably, as are the digital potentiometer and RDAC terms.

<sup>1</sup> Protected by U.S. Patent 7,688,240.

## TABLE OF CONTENTS

Features.....	1	$\pm 6$ dB Adjustments (Doubling/Halving Wiper Setting).....	22
Applications.....	1	Digital Input/Output Configuration.....	22
Functional Block Diagram.....	1	Multiple Devices on One Bus.....	23
General Description.....	1	Terminal Voltage Operation Range.....	23
Electrical Characteristics.....	3	Power-Up and Power-Down Sequences.....	23
1 k $\Omega$ Version.....	3	Layout and Power Supply Biasing.....	23
10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ Versions.....	4	Digital Potentiometer Operation.....	24
Interface Timing Characteristics.....	6	Programmable Rheostat Operation.....	24
Absolute Maximum Ratings.....	8	Programmable Potentiometer Operation.....	25
Thermal Resistance.....	8	Applications Information.....	26
ESD Caution.....	8	LCD Panel $V_{COM}$ Adjustment.....	26
Pin Configuration and Function Descriptions.....	9	Current-Sensing Amplifier.....	26
Typical Performance Characteristics.....	10	Adjustable High Power LED Driver.....	26
I <sup>2</sup> C Interface.....	14	Outline Dimensions.....	27
I <sup>2</sup> C Interface General Description.....	14	Ordering Guide.....	27
I <sup>2</sup> C Interface Detail Description.....	15	Step and $R_{AB}$ Options.....	27
I <sup>2</sup> C-Compatible 2-Wire Serial Bus .....	21	Evaluation Boards.....	28
Theory of Operation.....	22		
Linear Increment/Decrement Commands.....	22		

## REVISION HISTORY

**9/2024—Rev. F to Rev. G**

Changed Master to Controller and Slave to Target (Throughout).....	1
Changes to Table 4.....	8
Added Thermal Resistance Section and Table 5; Renumbered Sequentially.....	8
Added Step and $R_{AB}$ Options.....	27

**1/2022—Rev. E to Rev. F**

Change to Note 2, Table 3.....	6
Change to Figure 20 Caption.....	12
Moved Figure 27, Figure 28, Table 6, and Table 7.....	15
Changes to Table 6.....	15
Changes to RDAC/EEMEM Read Section.....	17
Changes to Figure 30.....	17
Moved Table 9.....	18
Changes to $R_{AB}$ Tolerance Stored in Read-Only Memory Section.....	19
Moved Table 10 and Figure 32.....	19
Changes to I <sup>2</sup> C-Compatible 2-Wire Serial Bus Section.....	21
Change to Theory of Operation Section.....	22
Change to Linear Increment/Decrement Commands Section.....	22

## ELECTRICAL CHARACTERISTICS

1 K $\Omega$  VERSION

$V_{DD} = 3\text{ V} \pm 10\%$  or  $5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$  or  $V_{DD}/V_{SS} = \pm 2.5\text{ V} \pm 10\%$ ,  $V_A = V_{DD}$ ,  $V_B = 0\text{ V}$ ,  $-40^\circ\text{C} < T_A < +105^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resolution	N	AD5251			6	Bits
		AD5252			8	Bits
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}, R_{WA} = \text{NC}, V_{DD} = 5.5\text{ V}, \text{AD5251}$	-0.5	$\pm 0.2$	+0.5	LSB
		$R_{WB}, R_{WA} = \text{NC}, V_{DD} = 5.5\text{ V}, \text{AD5252}$	-1.00	$\pm 0.25$	+1.00	LSB
		$R_{WB}, R_{WA} = \text{NC}, V_{DD} = 2.7\text{ V}, \text{AD5251}$	-0.75	$\pm 0.30$	+0.75	LSB
		$R_{WB}, R_{WA} = \text{NC}, V_{DD} = 2.7\text{ V}, \text{AD5252}$	-1.5	$\pm 0.3$	+1.5	LSB
Resistor Nonlinearity <sup>2</sup>	R-INL	$R_{WB}, R_{WA} = \text{NC}, V_{DD} = 5.5\text{ V}, \text{AD5251}$	-0.5	$\pm 0.2$	+0.5	LSB
		$R_{WB}, R_{WA} = \text{NC}, V_{DD} = 5.5\text{ V}, \text{AD5252}$	-2.0	$\pm 0.5$	+2.0	LSB
		$R_{WB}, R_{WA} = \text{NC}, V_{DD} = 2.7\text{ V}, \text{AD5251}$	-1.0	+2.5	+4.0	LSB
		$R_{WB}, R_{WA} = \text{NC}, V_{DD} = 2.7\text{ V}, \text{AD5252}$	-2	+9	+14	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$	$T_A = 25^\circ\text{C}$	-30		+30	%
Resistance Temperature Coefficient	$(\Delta R_{AB}/R_{AB}) \times 10^6/\Delta T$			650		ppm/ $^\circ\text{C}$
Wiper Resistance	$R_W$	$I_W = 1\text{ V}/R, V_{DD} = 5\text{ V}$		75	130	$\Omega$
		$I_W = 1\text{ V}/R, V_{DD} = 3\text{ V}$		200	300	$\Omega$
Channel-Resistance Matching	$\Delta R_{AB1}/\Delta R_{AB3}$			0.15		%
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE						
Differential Nonlinearity <sup>3</sup>	DNL	AD5251	-0.5	$\pm 0.1$	+0.5	LSB
		AD5252	-1.00	$\pm 0.25$	+1.00	LSB
Integral Nonlinearity <sup>3</sup>	INL	AD5251	-0.5	$\pm 0.2$	+0.5	LSB
		AD5252	-2.0	$\pm 0.5$	+2.0	LSB
Voltage Divider Tempco	$(\Delta V_W/V_W) \times 10^6/\Delta T$	Code = half scale		25		ppm/ $^\circ\text{C}$
Full-Scale Error	$V_{WFSE}$	Code = full scale, $V_{DD} = 5.5\text{ V}, \text{AD5251}$	-5	-3	0	LSB
		Code = full scale, $V_{DD} = 5.5\text{ V}, \text{AD5252}$	-16	-11	0	LSB
		Code = full scale, $V_{DD} = 2.7\text{ V}, \text{AD5251}$	-6	-4	0	LSB
		Code = full scale, $V_{DD} = 2.7\text{ V}, \text{AD5252}$	-23	-16	0	LSB
Zero-Scale Error	$V_{WZSE}$	Code = zero scale, $V_{DD} = 5.5\text{ V}, \text{AD5251}$	0	3	5	LSB
		Code = zero scale, $V_{DD} = 5.5\text{ V}, \text{AD5252}$	0	11	16	LSB
		Code = zero scale, $V_{DD} = 2.7\text{ V}, \text{AD5251}$	0	4	6	LSB
		Code = zero scale, $V_{DD} = 2.7\text{ V}, \text{AD5252}$	0	15	20	LSB
RESISTOR TERMINALS						
Voltage Range <sup>4</sup>	$V_A, V_B, V_W$		$V_{SS}$		$V_{DD}$	V
Capacitance <sup>5</sup> A, B	$C_A, C_B$	$f = 1\text{ kHz}$ , measured to GND, code = half scale		85		pF
Capacitance <sup>5</sup> W	$C_W$	$f = 1\text{ kHz}$ , measured to GND, code = half scale		95		pF
Common-Mode Leakage Current	$I_{CM}$	$V_A = V_B = V_{DD}/2$		0.01	1	$\mu\text{A}$
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	$V_{IH}$	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$	2.4			V
		$V_{DD}/V_{SS} = 2.7\text{ V}/0\text{ V}$ or $V_{DD}/V_{SS} = \pm 2.5\text{ V}$	2.1			V
Input Logic Low	$V_{IL}$	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$			0.8	V
Output Logic High (SDA)	$V_{OH}$	$R_{PULL-UP} = 2.2\text{ k}\Omega$ to $V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$	4.9			V
Output Logic Low (SDA)	$V_{OL}$	$R_{PULL-UP} = 2.2\text{ k}\Omega$ to $V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$			0.4	V

## ELECTRICAL CHARACTERISTICS

Table 1. (Continued)

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
Wiper Leakage Current	$I_{WP}$	$\overline{WP} = V_{DD}$			8	$\mu A$
A0 Leakage Current	$I_{A0}$	A0 = GND			3	$\mu A$
Input Leakage Current (Other than $\overline{WP}$ and A0)	$I_I$	$V_{IN} = 0 V$ or $V_{DD}$			$\pm 1$	$\mu A$
Input Capacitance <sup>5</sup>	$C_I$			5		pF
<b>POWER SUPPLIES</b>						
Single-Supply Power Range	$V_{DD}$	$V_{SS} = 0 V$	2.7		5.5	V
Dual-Supply Power Range	$V_{DD}/V_{SS}$		$\pm 2.25$		$\pm 2.75$	V
Positive Supply Current	$I_{DD}$	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		5	15	$\mu A$
Negative Supply Current	$I_{SS}$	$V_{IH} = V_{DD}$ or $V_{IL} = GND$ , $V_{DD} = 2.5 V$ , $V_{SS} = -2.5 V$		-5	-15	$\mu A$
EEMEM Data Storing Mode Current	$I_{DD\_STORE}$	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		35		mA
EEMEM Data Restoring Mode Current <sup>6</sup>	$I_{DD\_RESTORE}$	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		2.5		mA
Power Dissipation <sup>7</sup>	$P_{DISS}$	$V_{IH} = V_{DD} = 5 V$ or $V_{IL} = GND$			0.075	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = 5 V \pm 10\%$ $\Delta V_{DD} = 3 V \pm 10\%$	-0.025 -0.04	+0.010 +0.02	+0.025 +0.04	%/%
<b>DYNAMIC CHARACTERISTICS<sup>5, 8</sup></b>						
Bandwidth -3 dB	BW	$R_{AB} = 1 k\Omega$		4		MHz
Total Harmonic Distortion	THD	$V_A = 1 V$ rms, $V_B = 0 V$ , $f = 1 kHz$		0.05		%
$V_W$ Settling Time	$t_S$	$V_A = V_{DD}$ , $V_B = 0 V$		0.2		$\mu s$
Resistor Noise Voltage	$e_{N\_WB}$	$R_{WB} = 500 \Omega$ , $f = 1 kHz$ (thermal noise only)		3		$nV/\sqrt{Hz}$
Digital Crosstalk	$C_T$	$V_A = V_{DD}$ , $V_B = 0 V$ , measure $V_W$ with adjacent RDAC making full-scale change		-80		dB
Analog Coupling	$C_{AT}$	Signal input at A1 and measure the output at W3, $f = 1 kHz$		-72		dB

<sup>1</sup> Typical values represent average readings at 25°C and  $V_{DD} = 5 V$ .

<sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL is the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5252 1 k $\Omega$  version at  $V_{DD} = 2.7 V$ ,  $I_W = V_{DD}/R$  for both  $V_{DD} = 3 V$  and  $V_{DD} = 5 V$ .

<sup>3</sup> INL and DNL are measured at  $V_W$  with the RDAC configured as a potentiometer divider, similar to a voltage output digital-to-analog converter.  $V_A = V_{DD}$  and  $V_B = 0 V$ . DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic operating conditions.

<sup>4</sup> Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

<sup>5</sup> Guaranteed by design and not subject to production test.

<sup>6</sup> Command 0 NOP should be activated after Command 1 to minimize  $I_{DD\_READ}$  current consumption.

<sup>7</sup>  $P_{DISS}$  is calculated from  $I_{DD} \times V_{DD} = 5 V$ .

<sup>8</sup> All dynamic characteristics use  $V_{DD} = 5 V$ .

10 K $\Omega$ , 50 K $\Omega$ , 100 K $\Omega$  VERSIONS

$V_{DD} = +3 V \pm 10\%$  or  $+5 V \pm 10\%$ ,  $V_{SS} = 0 V$  or  $V_{DD}/V_{SS} = \pm 2.5 V \pm 10\%$ ,  $V_A = V_{DD}$ ,  $V_B = 0 V$ ,  $-40^\circ C < T_A < +105^\circ C$ , unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
<b>DC CHARACTERISTICS—RHEOSTAT MODE</b>						
Resolution	N	AD5251 AD5252			6 8	Bits
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $R_{WA} = NC$ , AD5251	-0.75	$\pm 0.10$	+0.75	LSB

## ELECTRICAL CHARACTERISTICS

Table 2. (Continued)

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
Resistor Nonlinearity <sup>2</sup>	R-INL	R <sub>WB</sub> , R <sub>WA</sub> = NC, AD5252	-1.00	±0.25	+1.00	LSB
		R <sub>WB</sub> , R <sub>WA</sub> = NC, AD5251	-0.75	±0.25	+0.75	LSB
		R <sub>WB</sub> , R <sub>WA</sub> = NC, AD5252	-2.5	±1.0	+2.5	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$	T <sub>A</sub> = 25°C	-20		+20	%
Resistance Temperature Coefficient	$(\Delta R_{AB}/R_{AB}) \times 10^6/\Delta T$			650		ppm/°C
Wiper Resistance	R <sub>W</sub>	I <sub>W</sub> = 1 V/R, V <sub>DD</sub> = 5 V		75	130	Ω
		I <sub>W</sub> = 1 V/R, V <sub>DD</sub> = 3 V		200	300	Ω
Channel-Resistance Matching	$\Delta R_{AB1}/\Delta R_{AB2}$	R <sub>AB</sub> = 10 kΩ, 50 kΩ		0.15		%
		R <sub>AB</sub> = 100 kΩ		0.05		%
DC CHARACTERISTICS— POTENTIOMETER DIVIDER MODE						
Differential Nonlinearity <sup>3</sup>	DNL	AD5251	-0.5	±0.1	+0.5	LSB
		AD5252	-1.0	±0.3	+1.0	LSB
Integral Nonlinearity <sup>3</sup>	INL	AD5251	-0.50	±0.15	+0.50	LSB
		AD5252	-1.5	±0.5	+1.5	LSB
Voltage Divider Temperature Coefficient	$(\Delta V_W/V_W) \times 10^6/\Delta T$	Code = half scale		15		ppm/°C
Full-Scale Error	V <sub>WFSE</sub>	Code = full scale, AD5251	-1.0	-0.3	0	LSB
		Code = full scale, AD5252	-3	-1	0	LSB
Zero-Scale Error	V <sub>WZSE</sub>	Code = zero scale, AD5251	0	0.3	1.0	LSB
		Code = zero scale, AD5252	0	1.2	3.0	LSB
RESISTOR TERMINALS						
Voltage Range <sup>4</sup>	V <sub>A</sub> , V <sub>B</sub> , V <sub>W</sub>		V <sub>SS</sub>		V <sub>DD</sub>	V
Capacitance <sup>5</sup> A, B	C <sub>A</sub> , C <sub>B</sub>	f = 1 kHz, measured to GND, code = half scale		85		pF
		f = 1 kHz, measured to GND, code = half scale		95		pF
Capacitance <sup>5</sup> W	C <sub>W</sub>	f = 1 kHz, measured to GND, code = half scale				pF
Common-Mode Leakage Current	I <sub>CM</sub>	V <sub>A</sub> = V <sub>B</sub> = V <sub>DD</sub> /2		0.01	1.00	μA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V <sub>IH</sub>	V <sub>DD</sub> = 5 V, V <sub>SS</sub> = 0 V	2.4			V
		V <sub>DD</sub> /V <sub>SS</sub> = +2.7 V/0 V or V <sub>DD</sub> /V <sub>SS</sub> = ±2.5 V	2.1			V
Input Logic Low	V <sub>IL</sub>	V <sub>DD</sub> = 5 V, V <sub>SS</sub> = 0 V			0.8	V
		V <sub>DD</sub> /V <sub>SS</sub> = +2.7 V/0 V or V <sub>DD</sub> /V <sub>SS</sub> = ±2.5 V			0.6	V
Output Logic High (SDA)	V <sub>OH</sub>	R <sub>PULL-UP</sub> = 2.2 kΩ to V <sub>DD</sub> = 5 V, V <sub>SS</sub> = 0 V	4.9			V
Output Logic Low (SDA)	V <sub>OL</sub>	R <sub>PULL-UP</sub> = 2.2 kΩ to V <sub>DD</sub> = 5 V, V <sub>SS</sub> = 0 V			0.4	V
W $\bar{P}$ Leakage Current	I <sub>WP</sub>	W $\bar{P}$ = V <sub>DD</sub>			8	μA
A0 Leakage Current	I <sub>A0</sub>	A0 = GND			3	μA
Input Leakage Current (Other than W $\bar{P}$ and A0)	I <sub>I</sub>	V <sub>IN</sub> = 0 V or V <sub>DD</sub>			±1	μA
Input Capacitance <sup>5</sup>	C <sub>I</sub>			5		pF
POWER SUPPLIES						
Single-Supply Power Range	V <sub>DD</sub>	V <sub>SS</sub> = 0 V	2.7		5.5	V
Dual-Supply Power Range	V <sub>DD</sub> /V <sub>SS</sub>		±2.25		±2.75	V
Positive Supply Current	I <sub>DD</sub>	V <sub>IH</sub> = V <sub>DD</sub> or V <sub>IL</sub> = GND		5	15	μA
Negative Supply Current	I <sub>SS</sub>	V <sub>IH</sub> = V <sub>DD</sub> or V <sub>IL</sub> = GND, V <sub>DD</sub> = 2.5 V, V <sub>SS</sub> = -2.5 V		-5	-15	μA
EEMEM Data Storing Mode Current	I <sub>DD_STORE</sub>	V <sub>IH</sub> = V <sub>DD</sub> or V <sub>IL</sub> = GND, T <sub>A</sub> = 0°C to 105°C		35		mA
EEMEM Data Restoring Mode Current <sup>6</sup>	I <sub>DD_RESTORE</sub>	V <sub>IH</sub> = V <sub>DD</sub> or V <sub>IL</sub> = GND, T <sub>A</sub> = 0°C to 105°C		2.5		mA

## ELECTRICAL CHARACTERISTICS

Table 2. (Continued)

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
Power Dissipation <sup>7</sup>	$P_{DISS}$	$V_{IH} = V_{DD} = 5\text{ V}$ or $V_{IL} = \text{GND}$			0.075	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = 5\text{ V} \pm 10\%$ $\Delta V_{DD} = 3\text{ V} \pm 10\%$	-0.005 -0.010	+0.002 +0.002	+0.005 +0.010	%/% %/%
DYNAMIC CHARACTERISTICS <sup>5, 8</sup>						
-3 dB Bandwidth	BW	$R_{AB} = 10\text{ k}\Omega$		400		kHz
		$R_{AB} = 50\text{ k}\Omega$		80		kHz
		$R_{AB} = 100\text{ k}\Omega$		40		kHz
Total Harmonic Distortion	THD <sub>W</sub>	$V_A = 1\text{ V rms}$ , $V_B = 0\text{ V}$ , $f = 1\text{ kHz}$		0.05		%
$V_W$ Settling Time	$t_s$	$V_A = V_{DD}$ , $V_B = 0\text{ V}$ , $R_{AB} = 10\text{ k}\Omega$		1.5		$\mu\text{s}$
		$V_A = V_{DD}$ , $V_B = 0\text{ V}$ , $R_{AB} = 50\text{ k}\Omega$		7		$\mu\text{s}$
		$V_A = V_{DD}$ , $V_B = 0\text{ V}$ , $R_{AB} = 100\text{ k}\Omega$		14		$\mu\text{s}$
Resistor Noise Voltage	$e_{N\_WB}$	$R_{AB} = 10\text{ k}\Omega$ , code = midscale, $f = 1\text{ kHz}$ (thermal noise only)		9		$\text{nV}/\sqrt{\text{Hz}}$
		$R_{AB} = 50\text{ k}\Omega$ , code = midscale, $f = 1\text{ kHz}$ (thermal noise only)		20		$\text{nV}/\sqrt{\text{Hz}}$
		$R_{AB} = 100\text{ k}\Omega$ , code = midscale, $f = 1\text{ kHz}$ (thermal noise only)		29		$\text{nV}/\sqrt{\text{Hz}}$
Digital Crosstalk	$C_T$	$V_A = V_{DD}$ , $V_B = 0\text{ V}$ , measure $V_W$ with adjacent RDAC making full-scale change		-80		dB
Analog Coupling	$C_{AT}$	Signal input at A1 and measure output at W3, $f = 1\text{ kHz}$		-72		dB

<sup>1</sup> Typical values represent average readings at 25°C and  $V_{DD} = 5\text{ V}$ .

<sup>2</sup> Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum and minimum resistance wiper positions. R-DNL is the relative step change from an ideal value measured between successive tap positions. Parts are guaranteed monotonic, except R-DNL of AD5252 1 k $\Omega$  version at  $V_{DD} = 2.7\text{ V}$ ,  $I_W = V_{DD}/R$  for both  $V_{DD} = 3\text{ V}$  and  $V_{DD} = 5\text{ V}$ .

<sup>3</sup> INL and DNL are measured at  $V_W$  with the RDAC configured as a potentiometer divider, similar to a voltage output DAC.  $V_A = V_{DD}$  and  $V_B = 0\text{ V}$ . DNL specification limits of  $\pm 1\text{ LSB}$  maximum are guaranteed monotonic operating conditions.

<sup>4</sup> Resistor Terminal A, Terminal B, and Terminal W have no limitations on polarity with respect to each other.

<sup>5</sup> Guaranteed by design and not subject to production test.

<sup>6</sup> Command 0 NOP should be activated after Command 1 to minimize  $I_{DD\_READ}$  current consumption.

<sup>7</sup>  $P_{DISS}$  is calculated from  $I_{DD} \times V_{DD} = 5\text{ W}$ .

<sup>8</sup> All dynamic characteristics use  $V_{DD} = 5\text{ V}$ .

## INTERFACE TIMING CHARACTERISTICS

All input control voltages are specified with  $t_R = t_F = 2.5\text{ ns}$  (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are measured using both  $V_{DD} = 3\text{ V}$  and 5 V.

Table 3. Interface Timing and EEMEM Reliability Characteristics (All Parts)<sup>1</sup>

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INTERFACE TIMING						
SCL Clock Frequency	$f_{SCL}$				400	kHz
$t_{BUF}$ Bus-Free Time Between Stop and Start	$t_1$		1.3			$\mu\text{s}$
$t_{HD,STA}$ Hold Time (Repeated Start)	$t_2$	After this period, the first clock pulse is generated.	0.6			$\mu\text{s}$
$t_{LOW}$ Low Period of SCL Clock	$t_3$		1.3			$\mu\text{s}$
$t_{HIGH}$ High Period of SCL Clock	$t_4$		0.6			$\mu\text{s}$
$t_{SU,STA}$ Set-up Time for Start Condition	$t_5$		0.6			$\mu\text{s}$
$t_{HD,DAT}$ Data Hold Time	$t_6$		0		0.9	$\mu\text{s}$

## ELECTRICAL CHARACTERISTICS

Table 3. Interface Timing and EEMEM Reliability Characteristics (All Parts)<sup>1</sup> (Continued)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
t <sub>SU,DAT</sub> Data Set-up Time	t <sub>7</sub>		100			ns
t <sub>F</sub> Fall Time of Both SDA and SCL Signals	t <sub>8</sub>				300	ns
t <sub>R</sub> Rise Time of Both SDA and SCL Signals	t <sub>9</sub>				300	ns
t <sub>SU,STO</sub> Set-up Time for Stop Condition	t <sub>10</sub>		0.6			μs
EEMEM Data Storing Time	t <sub>EEMEM_STORE</sub>			26		ms
EEMEM Data Restoring Time at Power-On <sup>2</sup>	t <sub>EEMEM_RESTORE1</sub>	V <sub>DD</sub> rise time dependent. Measure without decoupling capacitors at V <sub>DD</sub> and V <sub>SS</sub> .		300		μs
EEMEM Data Restoring Time upon Restore Command or Reset Operation <sup>2</sup>	t <sub>EEMEM_RESTORE2</sub>	V <sub>DD</sub> = 5 V.		300		μs
EEMEM Data Rewritable Time (Delay Time After Power-On or Reset Before EEMEM Can Be Written)	t <sub>EEMEM_REWRITE</sub>			540		μs
FLASH/EE MEMORY RELIABILITY						
Endurance <sup>3</sup>			100			k cycles
Data Retention <sup>4</sup>				100		Years

<sup>1</sup> Guaranteed by design; not subject to production test. See Figure 23 for location of measured values.

<sup>2</sup> During power-up, all outputs are preset to midscale before restoring the EEMEM contents. RDAC1 has the shortest EEMEM data restoring time, whereas RDAC3 has the longest.

<sup>3</sup> Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117, and measured at -40°C, +25°C, and +105°C; typical endurance at +25°C is 700,000 cycles.

<sup>4</sup> Retention lifetime equivalent at junction temperature T<sub>J</sub> = 55°C per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates with junction temperature in Flash/EE memory.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 4.

Parameter	Rating
$V_{DD}$ to GND	-0.3 V, +7 V
$V_{SS}$ to GND	+0.3 V, -7 V
$V_{DD}$ to $V_{SS}$	7 V
$V_A$ , $V_B$ , $V_W$ to GND	$V_{SS}$ , $V_{DD}$
Maximum Current	
$I_{WB}$ , $I_{WA}$ Pulsed	$\pm 20$ mA
$I_{WB}$ Continuous ( $R_{WB} \leq 1$ k $\Omega$ , A Open) <sup>1</sup>	$\pm 5$ mA
$I_{WA}$ Continuous ( $R_{WA} \leq 1$ k $\Omega$ , B Open) <sup>1</sup>	$\pm 5$ mA
$I_{AB}$ Continuous <sup>1</sup>	
$R_{AB} = 1$ k $\Omega$	$\pm 5$ mA
$R_{AB} = 10$ k $\Omega$	$\pm 500$ $\mu$ A
$R_{AB} = 50$ k $\Omega$	$\pm 100$ $\mu$ A
$R_{AB} = 100$ k $\Omega$	$\pm 50$ $\mu$ A
Digital Inputs and Output Voltage to GND	0 V, 7 V
Operating Temperature Range	-40°C to +105°C
Maximum Junction Temperature ( $T_{JMAX}$ )	150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Package Power Dissipation	$(T_{JMAX} - T_A)/\theta_{JA}$

<sup>1</sup> Maximum terminal current is bound by the maximum applied voltage across any two of the A, B, and W terminals at a given resistance, the maximum current handling of the switches, and the maximum power dissipation of the package.  $V_{DD} = 5$  V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

$\theta_{JA}$  is the junction to ambient thermal resistance, measured in a JEDEC natural convection environment.

$\theta_{JB}$  is the junction to board thermal resistance, measured at a point on the board 1 mm from the package edge, along the package centerline, measured in a JEDEC  $\theta_{JB}$  environment.

Table 5. Thermal Resistance

Package Type <sup>1</sup>	$\theta_{JA}$	$\theta_{JB}$	Unit
14-Lead TSSOP	126.8	64.6	°C/W

<sup>1</sup> Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD-51.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD</sub>	Positive Power Supply Pin. Connect +2.7 V to +5 V for single supply or ±2.7 V for dual supply, where V <sub>DD</sub> – V <sub>SS</sub> ≤ 5.5 V. V <sub>DD</sub> must be able to source 35 mA for 26 ms when storing data to EEMEM.
2	AD0	I <sup>2</sup> C Device Address 0. AD0 and AD1 allow four AD5251/AD5252 devices to be addressed.
3	WP	Write Protect, Active Low. V <sub>WP</sub> ≤ V <sub>DD</sub> + 0.3 V.
4	W1	Wiper Terminal of RDAC1. V <sub>SS</sub> ≤ V <sub>W1</sub> ≤ V <sub>DD</sub> . <sup>1</sup>
5	B1	B Terminal of RDAC1. V <sub>SS</sub> ≤ V <sub>B1</sub> ≤ V <sub>DD</sub> . <sup>1</sup>
6	A1	A Terminal of RDAC1. V <sub>SS</sub> ≤ V <sub>A1</sub> ≤ V <sub>DD</sub> . <sup>1</sup>
7	SDA	Serial Data Input/Output Pin. Shifts in one bit at a time upon positive clock edges. MSB loaded first. Open-drain MOSFET requires pull-up resistor.
8	V <sub>SS</sub>	Negative Supply. Connect to 0 V for single supply or –2.7 V for dual supply, where V <sub>DD</sub> – V <sub>SS</sub> ≤ +5.5 V. If V <sub>SS</sub> is used in dual supply, V <sub>SS</sub> must be able to sink 35 mA for 26 ms when storing data to EEMEM.
9	SCL	Serial Input Register Clock Pin. Shifts in one bit at a time upon positive clock edges. V <sub>SCL</sub> ≤ (V <sub>DD</sub> + 0.3 V). Pull-up resistor is recommended for SCL to ensure minimum power.
10	DGND	Digital Ground. Connect to system analog ground at a single point.
11	AD1	I <sup>2</sup> C Device Address 1. AD0 and AD1 allow four AD5251/AD5252 devices to be addressed.
12	A3	A Terminal of RDAC3. V <sub>SS</sub> ≤ V <sub>A3</sub> ≤ V <sub>DD</sub> . <sup>1</sup>
13	B3	B Terminal of RDAC3. V <sub>SS</sub> ≤ V <sub>B3</sub> ≤ V <sub>DD</sub> . <sup>1</sup>
14	W3	Wiper Terminal of RDAC3. V <sub>SS</sub> ≤ V <sub>W3</sub> ≤ V <sub>DD</sub> . <sup>1</sup>

<sup>1</sup> For quad-channel device software compatibility, the dual potentiometers in the parts are designated as RDAC1 and RDAC3.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. R-INL vs. Code




Figure 6. DNL vs. Code




Figure 4. R-DNL vs. Code




Figure 7. Supply Current vs. Temperature




Figure 5. INL vs. Code




Figure 8. Supply Current vs. Digital Input Voltage,  $T_A = 25^\circ\text{C}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. Wiper Resistance vs.  $V_{BIAS}$




Figure 12. AD5252 Potentiometer Mode Tempco  $\Delta V_{WB}/\Delta T$  vs. Code




Figure 10. Change of  $R_{WB}$  vs. Temperature




Figure 13. AD5252 Gain vs. Frequency vs. Code,  $R_{AB} = 1\text{ k}\Omega$ ,  $T_A = 25^\circ\text{C}$




Figure 11. AD5252 Rheostat Mode Tempco  $\Delta R_{WB}/\Delta T$  vs. Code




Figure 14. AD5252 Gain vs. Frequency vs. Code,  $R_{AB} = 10\text{ k}\Omega$ ,  $T_A = 25^\circ\text{C}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 15. AD5252 Gain vs. Frequency vs. Code,  $R_{AB} = 50\text{ k}\Omega$ ,  $T_A = 25^\circ\text{C}$




Figure 18. Supply Current vs. Digital Input Clock Frequency




Figure 16. AD5252 Gain vs. Frequency vs. Code,  $R_{AB} = 100\text{ k}\Omega$ ,  $T_A = 25^\circ\text{C}$




Figure 19. Clock Feedthrough and Midscale Transition Glitch




Figure 17. AD5252  $\Delta R_{AB}$  vs. Code,  $T_A = 25^\circ\text{C}$






Figure 20.  $t_{EEMEM\_RESTORE}$  of RDAC1 and RDAC3

## TYPICAL PERFORMANCE CHARACTERISTICS

Figure 21. AD5251  $I_{WB\_MAX}$  vs. CodeFigure 22. AD5252  $I_{WB\_MAX}$  vs. Code

I<sup>2</sup>C INTERFACE




Figure 23. I<sup>2</sup>C Interface Timing Diagram

I<sup>2</sup>C INTERFACE GENERAL DESCRIPTION

- FROM CONTROLLER TO TARGET
- FROM TARGET TO CONTROLLER
- S = START CONDITION
- P = STOP CONDITION
- A = ACKNOWLEDGE (SDA LOW)
- $\bar{A}$  = NOT ACKNOWLEDGE (SDA HIGH)
- R/ $\bar{W}$  = READ ENABLE AT HIGH AND WRITE ENABLE AT LOW




Figure 24. I<sup>2</sup>C—Controller Writing Data to Target




Figure 25. I<sup>2</sup>C—Controller Reading Data from Target




Figure 26. I<sup>2</sup>C—Combined Write/Read

I<sup>2</sup>C INTERFACEI<sup>2</sup>C INTERFACE DETAIL DESCRIPTION

## RDAC/EEMEM Write

Setting the wiper position requires an RDAC write operation. The single write operation is shown in Figure 27, and the consecutive write operation is shown in Figure 28. In the consecutive write operation, if the RDAC is selected and the address starts at 00001, the first data byte goes to RDAC1 and the second data byte goes to RDAC3. The RDAC address is shown in Table 7.

While the RDAC wiper setting is controlled by a specific RDAC register, each RDAC register corresponds to a specific EEMEM

location, which provides nonvolatile wiper storage functionality. The addresses are shown in Table 8. The single and consecutive write operations also apply to EEMEM write operations.

There are 12 nonvolatile memory locations: EEMEM4 to EEMEM15. Users can store a total of 12 bytes of information, such as memory data for other components, look-up tables, or system identification information.

In a write operation to the EEMEM registers, the device disables the I<sup>2</sup>C interface during the internal write cycle. Acknowledge polling is required to determine the completion of the write cycle. See the EEMEM Write-Acknowledge Polling section.




Figure 27. Single Write Mode




Figure 28. Consecutive Write Mode

Table 7. Addresses for Writing Data Byte Contents to RDAC Registers ( $R/\bar{W} = 0$ ,  $CMD/\bar{REG} = 0$ ,  $EE/\bar{RDAC} = 0$ )

A4	A3	A2	A1	A0	RDAC	Data Byte Description
0	0	0	0	0	Reserved	
0	0	0	0	1	RDAC1	6-/8-bit wiper setting <sup>1</sup>
0	0	0	1	0	Reserved	
0	0	0	1	1	RDAC3	6-/8-bit wiper setting <sup>1</sup>
0	0	1	0	0	Reserved	
:	:	:	:	:	:	
:	:	:	:	:	:	
0	1	1	1	1	Reserved	

<sup>1</sup> The two most significant data bits of AD5251 are X. X is don't care.

Table 8. Addresses for Writing (Storing) RDAC Settings and User-Defined Data to EEMEM Registers ( $R/\bar{W} = 0$ ,  $CMD/\bar{REG} = 0$ ,  $EE/\bar{RDAC} = 1$ )

A4	A3	A2	A1	A0	Data Byte Description
0	0	0	0	0	Reserved
0	0	0	0	1	Store RDAC1 setting to EEMEM1 <sup>1</sup>
0	0	0	1	0	Reserved
0	0	0	1	1	Store RDAC3 setting to EEMEM3 <sup>1</sup>
0	0	1	0	0	Store user data to EEMEM4

**I<sup>2</sup>C INTERFACE****Table 8. Addresses for Writing (Storing) RDAC Settings and User-Defined Data to EEMEM Registers ( $R/\overline{W} = 0$ ,  $CMD/\overline{REG} = 0$ ,  $EE/\overline{RDAC} = 1$ ) (Continued)**

A4	A3	A2	A1	A0	Data Byte Description
0	0	1	0	1	Store user data to EEMEM5
0	0	1	1	0	Store user data to EEMEM6
0	0	1	1	1	Store user data to EEMEM7
0	1	0	0	0	Store user data to EEMEM8
0	1	0	0	1	Store user data to EEMEM9
0	1	0	1	0	Store user data to EEMEM10
0	1	0	1	1	Store user data to EEMEM11
0	1	1	0	0	Store user data to EEMEM12
0	1	1	0	1	Store user data to EEMEM13
0	1	1	1	0	Store user data to EEMEM14
0	1	1	1	1	Store user data to EEMEM15

<sup>1</sup> Users can store any of the 64 RDAC settings directly to the EEMEM for AD5251, or any of the 256 RDAC settings directly to the EEMEM for the AD5252. This is not limited to current RDAC wiper setting.

I<sup>2</sup>C INTERFACE

RDAC/EEMEM Read

The AD5251/AD5252 provide two different RDAC or EEMEM read operations. For example, Figure 29 shows the method of reading the RDAC1 and RDAC3 contents without specifying the address, assuming Address RDAC1 was already selected in the previous operation. If Address N other than RDAC1 was previously selected, readback starts with Address N, followed by N + 1, and so on.

Figure 30 illustrates a random RDAC or EEMEM read operation. This operation allows users to specify which RDAC or EEMEM register is read by issuing a dummy write command to change the RDAC address pointer and then proceeding with the RDAC read operation at the new address location.

Table 9. Addresses for Reading (Restoring) RDAC Settings and User Data from EEMEM (R/W = 1, CMD/REG = 0, EE/RDAC = 1)

A4	A3	A2	A1	A0	Data Byte Description
0	0	0	0	0	Reserved
0	0	0	0	1	Read RDAC1 setting from EEMEM1
0	0	0	1	0	Reserved
0	0	0	1	1	Read RDAC3 setting from EEMEM3
0	0	1	0	0	Read user data from EEMEM4
0	0	1	0	1	Read user data from EEMEM5
0	0	1	1	0	Read user data from EEMEM6
0	0	1	1	1	Read user data from EEMEM7
0	1	0	0	0	Read user data from EEMEM8
0	1	0	0	1	Read user data from EEMEM9
0	1	0	1	0	Read user data from EEMEM10
0	1	0	1	1	Read user data from EEMEM11
0	1	1	0	0	Read user data from EEMEM12
0	1	1	0	1	Read user data from EEMEM13
0	1	1	1	0	Read user data from EEMEM14
0	1	1	1	1	Read user data from EEMEM15




Figure 29. RDAC Current Read (Restricted to Previously Selected Address Stored in the Register)




Figure 30. RDAC or EEMEM Random Read

FROM CONTROLLER TO TARGET  
 FROM TARGET TO CONTROLLER  
 S = START CONDITION  
 P = STOP CONDITION  
 A = ACKNOWLEDGE (SDA LOW)  
 A = NOT ACKNOWLEDGE (SDA HIGH)  
 AD1, AD0 = I<sup>2</sup>C DEVICE ADDRESS BITS: MUST MATCH WITH THE LOGIC STATES AT PINS AD1, AD0  
 R/W = READ ENABLE BIT, LOGIC HIGH/WRITE ENABLE BIT, LOGIC LOW  
 CMD/REG = COMMAND ENABLE BIT, LOGIC HIGH/REGISTER ACCESS BIT, LOGIC LOW  
 C3, C2, C1, C0 = COMMAND BITS  
 A2, A1, A0 = RDAC/EEMEM REGISTER ADDRESSES




Figure 31. RDAC Quick Command Write (Dummy Write)

**I<sup>2</sup>C INTERFACE****RDAC/EEMEM Quick Commands**

The AD5251/AD5252 feature 12 quick commands that facilitate easy manipulation of RDAC wiper settings and provide RDAC-to-EEMEM storing and restoring functions. The command format is shown in [Figure 31](#), and the command descriptions are shown in [Table 10](#).

When using a quick command, issuing a third byte is not needed, but is allowed. The quick commands reset and store RDAC to EEMEM require acknowledge polling to determine whether the command has finished executing.

**Table 10. RDAC-to-EEMEM Interface and RDAC Operation Quick Command Bits (CMD/REG = 1, A2 = 0)**

C3	C2	C1	C0	Command Description
0	0	0	0	NOP
0	0	0	1	Restore EEMEM (A1, A0) to RDAC (A1, A0) <sup>1</sup>
0	0	1	0	Store RDAC (A1, A0) to EEMEM (A1, A0)
0	0	1	1	Decrement RDAC (A1, A0) 6 dB
0	1	0	0	Decrement all RDACs 6 dB
0	1	0	1	Decrement RDAC (A1, A0) one step
0	1	1	0	Decrement all RDACs one step
0	1	1	1	Reset: restore EEMEMs to all RDACs
1	0	0	0	Increment RDACs (A1, A0) 6 dB
1	0	0	1	Increment all RDACs 6 dB
1	0	1	0	Increment RDACs (A1, A0) one step
1	0	1	1	Increment all RDACs one step
1	1	0	0	Reserved
:	:	:	:	:
:	:	:	:	:
1	1	1	1	Reserved

<sup>1</sup> This command leaves the device in the EEMEM read power state, which consumes power. Issue the NOP command to return the device to its idle state.

I<sup>2</sup>C INTERFACE**R<sub>AB</sub> Tolerance Stored in Read-Only Memory**

The AD5251/AD5252 feature patented R<sub>AB</sub> tolerances storage in the nonvolatile memory. The tolerance of each channel is stored in the memory during the factory production and can be read by users at any time. The knowledge of the stored tolerance, which is the average of R<sub>AB</sub> over all codes (see Figure 16), allows users to predict R<sub>AB</sub> accurately. This feature is valuable for precision, rheostat mode, and open-loop applications in which knowledge of absolute resistance is critical.


The stored tolerances reside in the read-only memory and are expressed as percentages. Each tolerance is stored in two memory locations (see Table 11). The tolerance data is expressed in sign magnitude binary format stored in two bytes; an example is shown in Figure 32.

For the first byte in Register N, the MSB is designated for the sign (0 = + and 1 = -) and the remaining seven LSBs are designated for the integer portion of the tolerance. For the second byte in Register N + 1, all eight data bits are designated for the decimal portion of tolerance. As shown in Table 11 and Figure 32, for example, if the rated R<sub>AB</sub> is 10 kΩ and the data readback from Address 11000 shows 0001 1100 and Address 11001 shows 0000 1111, then RDAC1 tolerance can be calculated as

MSB (from Address 11000): 0 = +  
 Next 7 LSBs (from Address 11000): 001 1100 = 28  
 8 LSBs (from Address 11001): 0000 1111 =  $15 \times 2^{-8} = 0.06$   
 Tolerance = 28.06% and, therefore,  
 R<sub>AB\_ACTUAL</sub> = 12.806 kΩ

**Table 11. Address Table for Reading Tolerance (CMD/REG = 0, EE/RDAC = 1, A4 = 1)**

A4	A3	A2	A1	A0	Data Byte Description
0	0	0	0	0	Reserved
:	:	:	:	:	:
:	:	:	:	:	:
1	1	0	0	1	Reserved
1	1	0	1	0	Sign and 7-bit integer values of RDAC1 tolerance (read only)
1	1	0	1	1	8-bit decimal value of RDAC1 tolerance (read only)
1	1	1	0	0	Reserved
1	1	1	0	1	Reserved
1	1	1	1	0	Sign and 7-bit integer values of RDAC3 tolerance (read only)
1	1	1	1	1	8-bit decimal value of RDAC3 tolerance (read only)



**Figure 32. Format of Stored Tolerance in Sign Magnitude Format with Bit Position Descriptions (Unit Is %, Only Data Bytes Are Shown)**



## I<sup>2</sup>C INTERFACE

### EEMEM Write-Acknowledge Polling

After each write operation to the EEMEM registers, an internal write cycle begins. The I<sup>2</sup>C interface of the device is disabled. To determine if the internal write cycle is complete and the I<sup>2</sup>C interface is enabled, interface polling can be executed. I<sup>2</sup>C interface polling can be conducted by sending a start condition, followed by the target address and the write bit. If the I<sup>2</sup>C interface responds with an ACK, the write cycle is complete and the interface is ready to proceed with further operations. Otherwise, I<sup>2</sup>C interface polling can be repeated until it succeeds. Command 2 and Command 7 also require acknowledge polling.

### EEMEM Write Protection

Setting the  $\overline{WP}$  pin to logic low after EEMEM programming protects the memory and RDAC registers from future write operations. In this mode, the EEMEM and RDAC read operations function as normal.

I<sup>2</sup>C INTERFACEI<sup>2</sup>C-COMPATIBLE 2-WIRE SERIAL BUSFigure 33. General I<sup>2</sup>C Write PatternFigure 34. General I<sup>2</sup>C Read Pattern

The first byte of the AD5251/AD5252 is a target address byte (see Figure 33 and Figure 34). It has a 7-bit target address and an R/W bit. The 5 MSB of the target address is 01011, and the next 2 LSB is determined by the states of the AD1 and AD0 pins. AD1 and AD0 allow the user to place up to four AD5251/AD5252 devices on one bus.

AD5251/AD5252 can be controlled via an I<sup>2</sup>C-compatible serial bus and are connected to this bus as target devices. The 2-wire I<sup>2</sup>C serial bus protocol (see Figure 33 and Figure 34) follows:

1. The controller initiates a data transfer by establishing a start condition, such that SDA goes from high to low while SCL is high (see Figure 33). The following byte is the target address byte, which consists of the 5 MSB of a target address defined as 01011. The next two bits are AD1 and AD0, I<sup>2</sup>C device address bits. Depending on the states of their AD1 and AD0 bits, four AD5251/AD5252 devices can be addressed on the same bus. The last LSB, the R/W bit, determines whether data is read from or written to the target device.

The target whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called an acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register.

2. In the write mode (except when restoring EEMEM to the RDAC register), there is an instruction byte that follows the target address byte. The MSB of the instruction byte is labeled CMD/REG. MSB = 1 enables CMD, the command instruction byte; MSB = 0 enables general register writing. The third MSB in the instruction byte, labeled EE/RDAC, is true when MSB = 0 or when the device is in general writing mode. EE enables the EEMEM register, and REG enables the RDAC register. The 5 LSB, A4 to A0, designates the addresses of the EEMEM and

RDAC registers (see Figure 27 and Figure 28). When MSB = 1 or when the device is in CMD mode, the four bits following the MSB are C3 to C1, which correspond to 12 predefined EEMEM controls and quick commands; there are also four factory-reserved commands. The 3 LSB—A2, A1, and A0—are addresses, but only 001 and 011 are used for RDAC1 and RDAC3, respectively (see Figure 31). After acknowledging the instruction byte, the last byte in the write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 33).

3. In current read mode, the RDAC1 data byte immediately follows the acknowledgment of the target address byte. After an acknowledgment, a dummy read follows, then RDAC3, and so on. (There is a slight difference in write mode, where the last eight data bits representing RDAC3 data are followed by a no acknowledge bit.) Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 34). Another reading method, random read method, is shown in Figure 30.
4. When all data bits have been read or written, a stop condition is established by the controller. A stop condition is defined as a low-to-high transition on the SDA line that occurs while SCL is high. In write mode, the controller pulls the SDA line high during the 10<sup>th</sup> clock pulse to establish a stop condition (see Figure 33). In read mode, the controller issues a no acknowledge for the ninth clock pulse, that is, the SDA line remains high. The controller brings the SDA line low before the 10<sup>th</sup> clock pulse and then brings the SDA line high to establish a stop condition (see Figure 34).

## THEORY OF OPERATION

The AD5251/AD5252 are dual-channel digital potentiometers that allow 64/256 linear resistance step adjustments. The AD5251/AD5252 employ double-gate CMOS EEPROM technology, which allows resistance settings and user-defined data to be stored in the EEMEM registers. The EEMEM is nonvolatile, such that settings remain when power is removed. The RDAC wiper settings are restored from the nonvolatile memory settings during device power-up and can also be restored at any time during operation.

The AD5251/AD5252 resistor wiper positions are determined by the RDAC register contents. The RDAC register acts like a scratch-pad register, allowing unlimited changes of resistance settings. RDAC register contents can be changed using the device's serial I<sup>2</sup>C interface. The format of the data-words and the commands to program the RDAC registers are discussed in the [I<sup>2</sup>C Interface Detail Description](#) section.

The two RDAC registers have corresponding EEMEM memory locations that provide nonvolatile storage of resistor wiper position settings. The AD5251/AD5252 provide commands to store the RDAC register contents to their respective EEMEM memory locations. During subsequent power-on sequences, the RDAC registers are automatically loaded with the stored value.

Whenever the EEMEM write operation is enabled, the device activates the internal charge pump and raises the EEMEM cell gate bias voltage to a high level; this essentially erases the current content in the EEMEM register and allows subsequent storage of the new content. Saving data to an EEMEM register consumes about 35 mA of current and lasts approximately 26 ms. Because of charge-pump operation, all RDAC channels may experience noise coupling during the EEMEM writing operation.

The EEMEM restore time in power-up or during operation is about 300  $\mu$ s. Note that the power-up EEMEM refresh time depends on how fast V<sub>DD</sub> reaches its final value. As a result, any supply voltage decoupling capacitors limit the EEMEM restore time during power-up. For example, [Figure 20](#) shows a power-up profile of the V<sub>DD</sub> where there is no decoupling capacitor and the applied power is a digital signal. The device initially resets the measured RDACs to midscale before restoring the EEMEM contents. By default, EEMEM is loaded at midscale until a new value is loaded. The omission of the decoupling capacitors should only be considered when the fast restoring time is absolutely needed in the application. In addition, users should issue a NOP Command 0 immediately after using Command 1 to restore the EEMEM setting to RDAC, thereby minimizing supply current dissipation. Reading user data directly from EEMEM does not require a similar NOP command execution.

In addition to the movement of data between RDAC and EEMEM registers, the AD5251/AD5252 provide other shortcut commands that facilitate programming, as shown in [Table 12](#).

**Table 12. Quick Commands**

Command	Description
0	NOP.
1	Restore EEMEM content to RDAC. Users should issue NOP immediately after this command to conserve power.
2	Store RDAC register setting to EEMEM.
3	Decrement RDAC 6 dB (shift data bits right).
4	Decrement all RDACs 6 dB (shift all data bits right).
5	Decrement RDAC one step.
6	Decrement all RDACs one step.
7	Reset EEMEM contents to all RDACs.
8	Increment RDAC 6 dB (shift data bits left).
9	Increment all RDACs 6 dB (shift all data bits left).
10	Increment RDAC one step.
11	Increment all RDACs one step.
12 to 15	Reserved.

## LINEAR INCREMENT/DECREMENT COMMANDS

The increment and decrement commands (10, 11, 5, and 6) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send just an increment or decrement command to the AD5251/AD5252. The adjustments can be directed to a single RDAC or to all RDACs.

## ±6 DB ADJUSTMENTS (DOUBLING/HALVING WIPER SETTING)

The AD5251/AD5252 accommodate ±6 dB adjustments of the RDAC wiper positions by shifting the register contents to left/right for increment/decrement operations, respectively. Command 3, Command 4, Command 8, and Command 9 can be used to increment or decrement the wiper positions in 6 dB steps synchronously or asynchronously.

Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by -6 dB halves the register content. Internally, the AD5251/AD5252 use shift registers to shift the bits left and right to achieve a ±6 dB increment or decrement. The maximum number of adjustments is nine and eight steps for incrementing from zero scale and decrementing from full scale, respectively. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

## DIGITAL INPUT/OUTPUT CONFIGURATION

SDA is a digital input/output with an open-drain MOSFET that requires a pull-up resistor for proper communication. On the other hand, SCL and  $\bar{W}P$  are digital inputs for which pull-up resistors are recommended to minimize the MOSFET cross-conduction current when the driving signals are lower than V<sub>DD</sub>.

## THEORY OF OPERATION

SCL and  $\overline{WP}$  have ESD protection diodes, as shown in Figure 35 and Figure 36.  $\overline{WP}$  can be permanently tied to  $V_{DD}$  without a pull-up resistor if the write-protect feature is not used. If  $\overline{WP}$  is left floating, an internal current source pulls it low to enable write protection. In applications in which the device is programmed infrequently, this allows the part to default to write-protection mode after any one-time factory programming or field calibration without using an on-board pull-down resistor. Because there are protection diodes on all inputs, the signal levels must not be greater than  $V_{DD}$  to prevent forward biasing of the diodes.




Figure 35. SCL Digital Input




Figure 36. Equivalent  $\overline{WP}$  Digital Input

## MULTIPLE DEVICES ON ONE BUS

The AD5251/AD5252 are equipped with two addressing pins, AD1 and AD0, that allow up to four AD5251/AD5252 devices to be operated on one I<sup>2</sup>C bus. To achieve this result, the states of AD1 and AD0 on each device must first be defined. An example is shown in Table 13 and Figure 37. In I<sup>2</sup>C programming, each device is issued a different target address—01011(AD1)(AD0)—to complete the addressing.

Table 13. Multiple Devices Addressing

AD1	AD0	Device Addressed
0	0	U1
0	1	U2
1	0	U3
1	1	U4




Figure 37. Multiple AD5251/AD5252 Devices on a Single Bus

## TERMINAL VOLTAGE OPERATION RANGE

The AD5251/AD5252 are designed with internal ESD diodes for protection; these diodes also set the boundaries for the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed  $V_{DD}$  are clamped by the forward-biased diode. Similarly, negative signals on Terminal A, Terminal B, or Terminal W that are more negative than  $V_{SS}$  are also clamped (see Figure 38). In practice, users should not operate  $V_{AB}$ ,  $V_{WA}$ , and  $V_{WB}$  to be higher than the voltage across  $V_{DD}$  to  $V_{SS}$ , but  $V_{AB}$ ,  $V_{WA}$ , and  $V_{WB}$  have no polarity constraint.




Figure 38. Maximum Terminal Voltages Set by  $V_{DD}$  and  $V_{SS}$

## POWER-UP AND POWER-DOWN SEQUENCES

Because the ESD protection diodes limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 38), it is important to power on  $V_{DD}/V_{SS}$  before applying any voltage to these terminals. Otherwise, the diodes are forward biased such that  $V_{DD}/V_{SS}$  are powered unintentionally and may affect the user's circuit. Similarly,  $V_{DD}/V_{SS}$  should be powered down last. The ideal power-up sequence is in the following order: GND,  $V_{DD}$ ,  $V_{SS}$ , digital inputs, and  $V_A/V_B/V_W$ . The order of powering  $V_A$ ,  $V_B$ ,  $V_W$ , and the digital inputs is not important, as long as they are powered after  $V_{DD}/V_{SS}$ .

## LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to employ a compact, minimum lead-length layout design. The leads to the input should be as direct as possible, with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low equivalent series resistance (ESR) 1  $\mu$ F to 10  $\mu$ F tantalum or electrolytic capacitors should be applied at

## THEORY OF OPERATION

the supplies to minimize any transient disturbance and filter low frequency ripple. Figure 39 illustrates the basic supply-bypassing configuration for the AD5251/AD5252.




Figure 39. Power Supply-Bypassing Configuration

The ground pin of the AD5251/AD5252 is used primarily as a digital ground reference. To minimize the digital ground bounce, the AD5251/AD5252 ground terminal should be joined remotely to the common ground (see Figure 39).

## DIGITAL POTENTIOMETER OPERATION

The structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The RDAC contains a string of resistor segments with an array of analog switches that act as the wiper connection to the resistor array. The number of points is the resolution of the device. For example, the AD5251/AD5252 emulate 64/256 connection points with 64/256 equal resistance,  $R_S$ , allowing them to provide better than 1.5%/0.4% resolution.

Figure 40 provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. Switches  $SW_A$  and  $SW_B$  are always on, but only one of switches  $SW(0)$  to  $SW(2^N - 1)$  can be on at a time (determined by the setting decoded from the data bit). Because the switches are nonideal, there is a  $75\ \Omega$  wiper resistance,  $R_W$ . Wiper resistance is a function of supply voltage and temperature: Lower supply voltages and higher temperatures result in higher wiper resistances. Consideration of wiper resistance dynamics is important in applications in which accurate prediction of output resistance is required.




Figure 40. Equivalent RDAC Structure

## PROGRAMMABLE RHEOSTAT OPERATION

If either the W-to-B or W-to-A terminal is used as a variable resistor, the unused terminal can be opened or shorted with W; such operation is called rheostat mode (see Figure 41). The resistance tolerance can range  $\pm 20\%$ .




Figure 41. Rheostat Mode Configuration

The nominal resistance of the AD5251/AD5252 has 64/256 contact points accessed by the wiper terminal, plus the B terminal contact. The 6-/8-bit data-word in the RDAC register is decoded to select one of the 64/256 settings. The wiper's first connection starts at the B terminal for Data 0x00. This B terminal connection has a wiper contact resistance,  $R_W$ , of  $75\ \Omega$ , regardless of the nominal resistance. The second connection (the AD5251  $10\ \text{k}\Omega$  part) is the first tap point where  $R_{WB} = 231\ \Omega$  ( $R_{WB} = R_{AB}/64 + R_W = 156\ \Omega + 75\ \Omega$ ) for Data 0x01, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at  $R_{WB} = 9893\ \Omega$ . See Figure 40 for a simplified diagram of the equivalent RDAC circuit.

The general equation that determines the digitally programmed output resistance between W and B is

$$\text{AD5251: } R_{WB}(D) = (D/64) \times R_{AB} + 75\ \Omega \quad (1)$$

$$\text{AD5252: } R_{WB}(D) = (D/256) \times R_{AB} + 75\ \Omega \quad (2)$$

where:

$D$  is the decimal equivalent of the data contained in the RDAC latch.

$R_{AB}$  is the nominal end-to-end resistance.




Figure 42. AD5251  $R_{WA}(D)$  and  $R_{WB}(D)$  vs. Decimal Code

Since the digital potentiometer is not ideal, a  $75\ \Omega$  finite wiper resistance is present that can easily be seen when the device

## THEORY OF OPERATION

is programmed at zero scale. Because of the fine geometric and interconnects employed by the device, care should be taken to limit the current conduction between W and B to no more than  $\pm 5$  mA continuous for a total resistance of 1 k $\Omega$  or a pulse of  $\pm 20$  mA to avoid degradation or possible destruction of the device. The maximum dc current for AD5251 and AD5252 are shown in [Figure 21](#) and [Figure 22](#), respectively.

Similar to the mechanical potentiometer, the resistance of the RDAC between Wiper W and Terminal A also produces a digitally controlled complementary resistance,  $R_{WA}$ . When these terminals are used, the B terminal can be opened. The  $R_{WA}$  starts at a maximum value and decreases as the data loaded into the latch increases in value (see [Figure 42](#)). The general equation for this operation is

$$\text{AD5251: } R_{WA}(D) = [(64 - D)/64] \times R_{AB} + 75 \Omega \quad (3)$$

$$\text{AD5252: } R_{WA}(D) = [(256 - D)/256] \times R_{AB} + 75 \Omega \quad (4)$$

The typical distribution of  $R_{AB}$  from channel-to-channel matches is about  $\pm 0.15\%$  within a given device. On the other hand, device-to-device matching is process-lot dependent with a  $\pm 20\%$  tolerance.

## PROGRAMMABLE POTENTIOMETER OPERATION

If all three terminals are used, the operation is called potentiometer mode (see [Figure 43](#)); the most common configuration is the voltage divider operation.




Figure 43. Potentiometer Mode Configuration

If the wiper resistance is ignored, the transfer function is simply

$$\text{AD5251: } V_W = \frac{D}{64} \times V_{AB} + V_B \quad (5)$$

$$\text{AD5252: } V_W = \frac{D}{256} \times V_{AB} + V_B \quad (6)$$

A more accurate calculation that includes the wiper resistance effect is

$$V_W(D) = \frac{\frac{D}{2^N} R_{AB} + R_W}{R_{AB} + 2R_W} V_A \quad (7)$$

where  $2^N$  is the number of steps.

Unlike in rheostat mode operation, where the tolerance is high, potentiometer mode operation yields an almost ratiometric function of  $D/2^N$  with a relatively small error contributed by the  $R_W$  terms. Therefore, the tolerance effect is almost canceled. Similarly, the ratiometric adjustment also reduces the temperature coefficient effect to 50 ppm/ $^{\circ}\text{C}$ , except at low value codes where  $R_W$  dominates.

Potentiometer mode operations include other applications, such as op amp input, feedback-resistor networks, and other voltage-scaling applications. The A, W, and B terminals can, in fact, be input or output terminals, provided that  $|V_A|$ ,  $|V_W|$ , and  $|V_B|$  do not exceed  $V_{DD}$  to  $V_{SS}$ .



## OUTLINE DIMENSIONS




Figure 47. 14-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-14)  
Dimensions shown in millimeters

## ORDERING GUIDE

Model <sup>1,2</sup>	Temperature Range	Package Description	Packing Quantity	Package Option
AD5251BRUZ50	-40°C to +105°C	14-Lead TSSOP	Tube, 96	RU-14
AD5252BRUZ1	-40°C to +105°C	14-Lead TSSOP	Tube, 96	RU-14
AD5252BRUZ1-RL7	-40°C to +105°C	14-Lead TSSOP	Reel, 1,000	RU-14
AD5252BRUZ10	-40°C to +105°C	14-Lead TSSOP	Tube, 96	RU-14
AD5252BRUZ10-RL7	-40°C to +105°C	14-Lead TSSOP	Reel, 1,000	RU-14
AD5252BRUZ50	-40°C to +105°C	14-Lead TSSOP	Tube, 96	RU-14
AD5252BRUZ50-RL7	-40°C to +105°C	14-Lead TSSOP	Reel, 1,000	RU-14
AD5252BRUZ100	-40°C to +105°C	14-Lead TSSOP	Tube, 96	RU-14
AD5252BRUZ100-RL7	-40°C to +105°C	14-Lead TSSOP	Reel, 1,000	RU-14

<sup>1</sup> In the package marking, Line 1 shows the part number. Line 2 shows the branding information, such that B1 = 1 kΩ, B10 = 10 kΩ, and so on. There is also a “#” marking for the Pb-free part. Line 3 shows the date code in YYWW.

<sup>2</sup> Z = RoHS Compliant Part.

STEP AND R<sub>AB</sub> OPTIONS

Model <sup>1</sup>	Step	R <sub>AB</sub> (kΩ)
AD5251BRUZ50	64	50
AD5252BRUZ1	256	1
AD5252BRUZ1-RL7	256	1
AD5252BRUZ10	256	10
AD5252BRUZ10-RL7	256	10
AD5252BRUZ50	256	50
AD5252BRUZ50-RL7	256	50
AD5252BRUZ100	256	100
AD5252BRUZ100-RL7	256	100

<sup>1</sup> Z = RoHS Compliant Part.

**OUTLINE DIMENSIONS****EVALUATION BOARDS**

Model <sup>1</sup>	Package Description
EVAL-AD5252SDZ	Evaluation Board

<sup>1</sup> The [EVAL-AD5252SDZ](#) can be used to evaluate the AD5251 and the AD5252.

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

## OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we stricly control the quality of products and services. Welcome your RFQ to

Email: [Info@DiGi-Electronics.com](mailto:Info@DiGi-Electronics.com)



Tel: +00 852-30501935

RFQ Email: [Info@DiGi-Electronics.com](mailto:Info@DiGi-Electronics.com)

DiGi is a global authorized distributor of electronic components.