


# 74ABT16245BDGG,512 Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number 74ABT16245BDGG,512-DG

Manufacturer Nexperia USA Inc.

Manufacturer Product Number 74ABT16245BDGG,512

Description IC TXRX NON-INVERT 5.5V 48TSSOP

Detailed Description Transceiver, Non-Inverting 2 Element 8 Bit per Elem

ent 3-State Output 48-TSSOP



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# **Purchase and inquiry**

| Manufacturer Product Number: | Manufacturer:                   |
|------------------------------|---------------------------------|
| 74ABT16245BDGG,512           | Nexperia USA Inc.               |
| Series:                      | Product Status:                 |
| 74ABT                        | Obsolete                        |
| Logic Type:                  | Number of Elements:             |
| Transceiver, Non-Inverting   | 2                               |
| Number of Bits per Element:  | Input Type:                     |
| 8                            |                                 |
| Output Type:                 | Current - Output High, Low:     |
| 3-State                      | 32mA, 64mA                      |
| Voltage - Supply:            | Operating Temperature:          |
| 4.5V ~ 5.5V                  | -40°C ~ 85°C (TA)               |
| Mounting Type:               | Package / Case:                 |
| Surface Mount                | 48-TFSOP (0.240", 6.10mm Width) |
| Supplier Device Package:     | Base Product Number:            |
|                              |                                 |

# **Environmental & Export classification**

8542.39.0001

| RoHS Status:     | Moisture Sensitivity Level (MSL): |
|------------------|-----------------------------------|
| ROHS3 Compliant  | 1 (Unlimited)                     |
| REACH Status:    | ECCN:                             |
| REACH Unaffected | EAR99                             |
| HTSUS:           |                                   |



**Product data sheet** 

### 1. General description

The 74ABT16245B is a 16-bit transceiver with 3-state outputs. The device can be used as two 8-bit transceivers or one 16-bit transceiver. The device features two output enables ( $1\overline{OE}$  and  $2\overline{OE}$ ) each controlling eight outputs, and two send/receive (1DIR and 2DIR) inputs for direction control. A HIGH on  $n\overline{OE}$  causes the outputs to assume a high-impedance OFF-state. This device is fully specified for partial power down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

#### 2. Features and benefits

- Supply voltage range from 4.5 to 5.5 V
- BiCMOS high speed and output drive
- Direct interface with TTL levels
- · 16-bit bidirectional bus interface
- Multiple V<sub>CC</sub> and GND pins minimize switching noise
- · Power-up 3-state
- 3-state buffers
- · Output capability: +64 mA and -32 mA
- · Live insertion/extraction permitted
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 500 mA per JESD 78 Class II Level B
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to 85 °C


# 3. Ordering information

#### **Table 1. Ordering information**

| Type number    | Package           |         |  |          |  |  |
|----------------|-------------------|---------|--|----------|--|--|
|                | Temperature range | Name    | Description  | Version  |  |  |
| 74ABT16245BDGG | -40 °C to +85 °C  | TSSOP48 | plastic thin shrink small outline package; 48 leads; body width 6.1 mm | SOT362-1 |  |  |



# 4. Functional diagram




2/12

Nexperia

74ABT16245B


16-bit bus transceiver; 3-state



3 / 12

# 5. Pinning information

#### 5.1. Pinning



### 5.2. Pin description

Table 2. Pin description

| Symbol                                 | Pin                            | Description                      |
|--|--------------------------------|----------------------------------|
| 1DIR, 2DIR                             | 1, 24                          | direction control input          |
| 1B0, 1B1, 1B2, 1B3, 1B4, 1B5, 1B6, 1B7 | 2, 3, 5, 6, 8, 9, 11, 12       | data input/output                |
| 2B0, 2B1, 2B2, 2B3, 2B4, 2B5, 2B6, 2B7 | 13, 14, 16, 17, 19, 20, 22, 23 | data input/output                |
| GND                                    | 4, 10, 15, 21, 28, 34, 39, 45  | ground (0 V)                     |
| Vcc                                    | 7, 18, 31, 42                  | supply voltage                   |
| 10E, 20E                               | 48, 25                         | output enable input (active LOW) |
| 1A0, 1A1, 1A2, 1A3, 1A4, 1A5, 1A6, 1A7 | 47, 46, 44, 43, 41, 40, 38, 37 | data input/output                |
| 2A0, 2A1, 2A2, 2A3, 2A4, 2A5, 2A6, 2A7 | 36, 35, 33, 32, 30, 29, 27, 26 | data input/output                |

# 6. Functional description

#### **Table 3. Function table**

 $H = HIGH \text{ voltage level}; L = LOW \text{ voltage level}; X = don't care; Z = high-impedance OFF-state.}$ 

| •   |      | Outputs   |           |  |
|-----|------|-----------|-----------|--|
| nOE | nDIR | nAn       | nBn       |  |
| L   | L    | nAn = nBn | inputs    |  |
| L   | Н    | inputs    | nBn = nAn |  |
| Н   | X    | Z         | Z         |  |

# 7. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol           | Parameter               | Conditions                            | Min  | Max  | Unit |
|------------------|-------------------------|---------------------------------------|------|------|------|
| V <sub>CC</sub>  | supply voltage          |                                       | -0.5 | +7.0 | V    |
| VI               | input voltage           | [1]                                   | -1.2 | +7.0 | V    |
| Vo               | output voltage          | output in OFF-state or HIGH-state [1] | -0.5 | +5.5 | V    |
| I <sub>IK</sub>  | input clamping current  | V <sub>I</sub> < 0 V                  | -18  | -    | mA   |
| I <sub>OK</sub>  | output clamping current | V <sub>O</sub> < 0 V                  | -50  | -    | mA   |
| Io               | output current          | output in LOW-state                   | -    | 128  | mA   |
|                  |                         | output in HIGH-state                  | -64  | -    | mA   |
| Tj               | junction temperature    | [2]                                   | -    | 150  | °C   |
| T <sub>stg</sub> | storage temperature     |                                       | -65  | +150 | °C   |

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 8. Recommended operating conditions

#### **Table 5. Operating conditions**

Voltages are referenced to GND (ground = 0 V).

| Symbol           | Parameter                           | Conditions  | Min | Max             | Unit |
|------------------|-------------------------------------|-------------|-----|-----------------|------|
| V <sub>CC</sub>  | supply voltage                      |             | 4.5 | 5.5             | V    |
| VI               | input voltage                       |             | 0   | V <sub>CC</sub> | V    |
| $V_{IH}$         | HIGH-level input voltage            |             | 2.0 | -               | V    |
| $V_{IL}$         | LOW-level input voltage             |             | -   | 0.8             | V    |
| I <sub>OH</sub>  | HIGH-level output current           |             | -32 | -               | mA   |
| I <sub>OL</sub>  | LOW-level output current            |             | -   | 64              | mA   |
| Δt/ΔV            | input transition rise and fall rate |             | -   | 10              | ns/V |
| T <sub>amb</sub> | ambient temperature                 | in free air | -40 | +85             | °C   |

<sup>[2]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

### 9. Static characteristics

Table 6. Static characteristics

| Symbol                | Parameter                                 | Conditions   |      | 25 °C |      | -40 °C t | o +85 °C | Unit |
|-----------------------|---|--|------|-------|------|----------|----------|------|
|                       |   |  | Min  | Тур   | Max  | Min      | Max      |      |
| V <sub>IK</sub>       | input clamping voltage                    | V <sub>CC</sub> = 4.5 V; I <sub>IK</sub> = -18 mA  | -1.2 | -0.9  | -    | -1.2     | -        | V    |
| V <sub>OH</sub>       | HIGH-level                                | $V_I = V_{IL}$ or $V_{IH}$   |      |       |      |          |          |      |
|                       | output voltage                            | V <sub>CC</sub> = 4.5 V; I <sub>OH</sub> = -3 mA   | 2.5  | 2.9   | -    | 2.5      | -        | V    |
|                       |   | V <sub>CC</sub> = 5.0 V; I <sub>OH</sub> = -3 mA   | 3.0  | 3.4   | -    | 3.0      | -        | V    |
|                       |   | V <sub>CC</sub> = 4.5 V; I <sub>OH</sub> = -32 mA  | 2.0  | 2.4   | -    | 2.0      | -        | V    |
| V <sub>OL</sub>       | LOW-level output voltage                  | $V_{CC}$ = 4.5 V; $I_{OL}$ = 64 mA; $V_I$ = $V_{IL}$ or $V_{IH}$   | -    | 0.42  | 0.55 | -        | 0.55     | V    |
| I <sub>I</sub>        | input leakage<br>current                  | control pins; $V_{CC} = 5.5 \text{ V}$ ; $V_I = V_{CC} \text{ or GND}$   | -    | ±0.01 | ±1.0 | -        | ±1.0     | μA   |
| I <sub>OFF</sub>      | power-off<br>leakage current              | $V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$  | -    | ±5.0  | ±100 | -        | ±100     | μA   |
| I <sub>O(pu/pd)</sub> | power-up/<br>power-down<br>output current | $V_{CC}$ = 2.0 V; $V_{O}$ = 0.5 V; $V_{I}$ = GND or $V_{CC}$ ; [1] $n\overline{OE}$ = HIGH                     | -    | ±5.0  | ±50  | -        | ±50      | μA   |
| l <sub>oz</sub>       | OFF-state                                 | $V_{CC} = 5.5 \text{ V}; V_I = V_{IL} \text{ or } V_{IH}$  |      |       |      |          |          |      |
|                       | output current                            | output HIGH-state at V <sub>O</sub> = 5.5 V  | -    | 0.1   | 10   | -        | 10       | μΑ   |
|                       |   | output LOW-state at V <sub>O</sub> = 0 V   | -    | -0.1  | -10  | -        | -10      | μΑ   |
| I <sub>CEX</sub>      | output high<br>leakage current            | HIGH-state; $V_O$ = 5.5 V; $V_{CC}$ = 5.5 V; $V_I$ = GND or $V_{CC}$   | -    | 5.0   | 50   | -        | 50       | μA   |
| Io                    | output current                            | $V_{CC} = 5.5 \text{ V}; V_O = 2.5 \text{ V}$ [2]  | -50  | -92   | -180 | -50      | -180     | mA   |
| I <sub>CC</sub>       | supply current                            | $V_{CC}$ = 5.5 V; $V_{I}$ = GND or $V_{CC}$  |      |       |      |          |          |      |
|                       |   | outputs HIGH-state   | -    | 0.30  | 0.7  | -        | 0.7      | mA   |
|                       |   | outputs LOW-state  | -    | 10    | 19   | -        | 19       | mA   |
|                       |   | outputs 3-state  | -    | 0.30  | 0.7  | -        | 0.7      | mA   |
| ΔI <sub>CC</sub>      | additional supply current                 | per input pin; V <sub>CC</sub> = 5.5 V; [3] one data input at 3.4 V and other inputs at V <sub>CC</sub> or GND |      |       |      |          |          |      |
|                       |   | outputs enabled  | -    | 400   | 700  | -        | 700      | μΑ   |
|                       |   | outputs disabled   | -    | 100   | 250  | -        | 250      | μΑ   |
|                       |   | control pins; outputs disabled;<br>one enable input at 3.4 V and<br>other inputs at V <sub>CC</sub> or GND     | -    | 400   | 700  | -        | 700      | μA   |
| C <sub>I</sub>        | input<br>capacitance                      | V <sub>I</sub> = 0 V or V <sub>CC</sub>  | -    | 4     | -    | -        | -        | pF   |
| C <sub>I/O</sub>      | input/output<br>capacitance               | outputs disabled; $V_O = 0 \text{ V or } V_{CC}$   | -    | 7     | -    | -        | -        | pF   |

<sup>[1]</sup> This parameter is valid for any  $V_{CC}$  between 0 V and 2.1 V, with a transition time of up to 10 ms. From  $V_{CC}$  = 2.1 V to  $V_{CC}$  = 5 V ± 10 %, a transition time of up to 100  $\mu$ s is permitted.

<sup>[2]</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>[3]</sup> This is the increase in supply current for each input at 3.4 V.


# 10. Dynamic characteristics

**Table 7. Dynamic characteristics** 

GND = 0 V. For test circuit, see Fig. 5.

| Symbol           | Parameter                           | Conditions                       | 25 °C;<br>V <sub>CC</sub> = 5.0 V |     |     | -40 °C to<br>V <sub>CC</sub> = 5.0 | Unit |    |
|------------------|-------------------------------------|----------------------------------|-----------------------------------|-----|-----|------------------------------------|------|----|
|                  |                                     |                                  | Min                               | Тур | Max | Min                                | Max  |    |
| t <sub>PLH</sub> | LOW to HIGH propagation delay       | nAn to nBn;<br>see <u>Fig. 3</u> | 1.0                               | 2.0 | 3.2 | 1.0                                | 3.5  | ns |
| t <sub>PHL</sub> | HIGH to LOW propagation delay       | nAn to nBn;<br>see <u>Fig. 3</u> | 1.0                               | 2.3 | 3.5 | 1.0                                | 4.0  | ns |
| t <sub>PZH</sub> | OFF-state to HIGH propagation delay | nOE to nAn or nBn;<br>see Fig. 4 | 1.0                               | 3.0 | 4.4 | 1.0                                | 5.1  | ns |
| t <sub>PZL</sub> | OFF-state to LOW propagation delay  | nOE to nAn or nBn;<br>see Fig. 4 | 1.7                               | 4.0 | 5.2 | 1.7                                | 6.1  | ns |
| t <sub>PHZ</sub> | HIGH to OFF-state propagation delay | nOE to nAn or nBn;<br>see Fig. 4 | 1.7                               | 3.5 | 4.9 | 1.7                                | 5.4  | ns |
| t <sub>PLZ</sub> | LOW to OFF-state propagation delay  | nOE to nAn or nBn;<br>see Fig. 4 | 1.5                               | 3.2 | 4.4 | 1.5                                | 5.0  | ns |


#### 10.1. Waveforms and test circuit



 $V_{M} = 1.5 V$ 

 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

#### Fig. 3. Input (nAn) to output (nBn) propagation delay times



 $V_{M} = 1.5 V$ 

 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

#### Fig. 4. 3-state output enable and disable times

Nexperia 74ABT16245B

#### 16-bit bus transceiver; 3-state




Table 8. Test data

| Input |                |                |                                 | Load  |                | V <sub>EXT</sub>                    |                                     |                                     |
|-------|----------------|----------------|---------------------------------|-------|----------------|-------------------------------------|-------------------------------------|-------------------------------------|
| VI    | f <sub>i</sub> | t <sub>W</sub> | t <sub>r</sub> , t <sub>f</sub> | CL    | R <sub>L</sub> | t <sub>PHZ</sub> , t <sub>PZH</sub> | t <sub>PLZ</sub> , t <sub>PZL</sub> | t <sub>PLH</sub> , t <sub>PHL</sub> |
| 3.0 V | 1 MHz          | 500 ns         | 2.5 ns                          | 50 pF | 500 Ω          | open                                | 7.0 V                               | open                                |

# 11. Package outline




Fig. 6. Package outline SOT362-1 (TSSOP48)

74ABT16245B

16-bit bus transceiver; 3-state

### 12. Abbreviations

#### **Table 9. Abbreviations**

| Acronym | Description                                     |
|---------|---|
| ANSI    | American National Standards Institute           |
| BiCMOS  | Bipolar Complementary Metal Oxide Semiconductor |
| CDM     | Charged Device Model                            |
| DUT     | Device Under Test                               |
| ESD     | ElectroStatic Discharge                         |
| ESDA    | ElectroStatic Discharge Association             |
| НВМ     | Human Body Model                                |
| JEDEC   | Joint Electron Device Engineering Council       |
| TTL     | Transistor-Transistor Logic                     |

# 13. Revision history

#### Table 10. Revision history

| Document ID                      | Release date                     | Data sheet status   | Change notice       | Supersedes                                       |
|----------------------------------|----------------------------------|---|---------------------|--|
| 74ABT16245B v.8                  | 20240624                         | Product data sheet  | -                   | 74ABT16245B v.7                                  |
| Modifications:                   | Section 2: I                     | ESD specification updated   | according to the la | itest JEDEC standard.                            |
| 74ABT16245B v.7                  | 20240424                         | Product data sheet  | -                   | 74ABT16245B v.6                                  |
| Modifications:                   | • <u>Fig. 6</u> : Upd            | ated package outline draw   | ing SOT362-1 (TS    | SOP48).  |
| 74ABT16245B v.6                  | 20210714                         | Product data sheet  | -                   | 74ABT16245B v.5                                  |
| Modifications:                   |                                  | nd <u>Section 2</u> updated.<br>er 74ABT16245BDL (SOT   | 370-1/SSOP48) re    | moved.   |
| 74ABT16245B v.5                  | 20170410                         | Product data sheet  | -                   | 74ABT16245B v.4                                  |
| Modifications:                   | guidelines                       | of this data sheet has bee<br>of Nexperia.<br>have been adapted to the                                    | -                   |  |
| 74ABT16245B v.4                  | 20140819                         | Product data sheet  | -                   | 74ADT U16045D v 2                                |
|                                  |                                  |   |                     | 74ABT_H16245B v.3                                |
| Modifications:                   | guidelines of Legal texts        | of this data sheet has bee<br>of NXP Semiconductors.<br>have been adapted to the<br>er 74ABTH16245BDL rem | new company nar     | mply with the new identity                       |
| Modifications: 74ABT_H16245B v.3 | guidelines of Legal texts        | of NXP Semiconductors.<br>have been adapted to the  | new company nar     | mply with the new identity                       |
|                                  | guidelines Legal texts Type numb | of NXP Semiconductors. have been adapted to the er 74ABTH16245BDL rem                                     | new company nar     | mply with the new identity ne where appropriate. |

### 14. Legal information

#### **Data sheet status**

| Document status [1][2]         | Product<br>status [3] | Definition  |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet   | Development           | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification         | This document contains data from the preliminary specification.                       |
| Product [short]<br>data sheet  | Production            | This document contains the product specification.                                     |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### Nexperia

# 74ABT16245B

16-bit bus transceiver; 3-state

### **Contents**

| 1.  | General description              | . 1 |
|-----|----------------------------------|-----|
| 2.  | Features and benefits            | . 1 |
| 3.  | Ordering information             | .1  |
| 4.  | Functional diagram               | 2   |
| 5.  | Pinning information              | .4  |
| 5.1 | . Pinning                        | .4  |
| 5.2 | . Pin description                | . 4 |
| 6.  | Functional description           | . 5 |
| 7.  | Limiting values                  | . 5 |
| 8.  | Recommended operating conditions | 5   |
| 9.  | Static characteristics           | 6   |
| 10. | Dynamic characteristics          | . 7 |
| 10. | Waveforms and test circuit       | . 7 |
| 11. | Package outline                  | . 9 |
| 12. | Abbreviations                    | 10  |
| 13. | Revision history                 | 10  |
| 14. | Legal information                | 11  |
|     |                                  |     |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 24 June 2024

<sup>©</sup> Nexperia B.V. 2024. All rights reserved



### **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935