

74AHC02PW,118 Datasheet

www.digi-electronics.com



DiGi Electronics Part Number Manufacturer Manufacturer Product Number Description Detailed Description 74AHC02PW,118-DG
Nexperia USA Inc.
74AHC02PW,118
IC GATE NOR 4CH 2-INP 14TSSOP
NOR Gate IC 4 Channel 14-TSSOP

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
74AHC02PW,118	Nexperia USA Inc.
Series:	Product Status:
74AHC	Active
Logic Type:	Number of Circuits:
NOR Gate	4
Number of Inputs:	Features:
2	
Voltage - Supply:	Current - Quiescent (Max):
2V ~ 5.5V	2 μΑ
Current - Output High, Low:	Input Logic Level - Low:
8mA, 8mA	0.5V ~ 1.65V
Input Logic Level - High:	Max Propagation Delay @ V, Max CL:
1.5V ~ 3.85V	7.5ns @ 5V, 50pF
Operating Temperature:	Mounting Type:
-40°C ~ 125°C	Surface Mount
Supplier Device Package:	Package / Case:
14-TSSOP	14-TSSOP (0.173", 4.40mm Width)
Base Product Number:	
74AHC02	

Environmental & Export classification

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	

74AHC02; 74AHCT02

Quad 2-input NOR gate Rev. 7 — 5 February 2024

1. General description

The 74AHC02; 74AHCT02 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

2. Features and benefits

- Balanced propagation delays
- All inputs have a Schmitt-trigger action
- Inputs accept voltages higher than V_{CC}
- Input levels:
 - For 74AHC02: CMOS level
 - For 74AHCT02: TTL level
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information


Type number	Package								
	Temperature range	Description	Version						
74AHC02D 74AHCT02D	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	<u>SOT108-1</u>					
74AHC02PW 74AHCT02PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	<u>SOT402-1</u>					
74AHC02BQ 74AHCT02BQ	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	<u>SOT762-1</u>					

nexperia


74AHC02; 74AHCT02

Quad 2-input NOR gate

4. Functional diagram



5. Pinning information



5.1. Pinning

5.2. Pin description

Table	2.	Pin	description
--------------	----	-----	-------------

Symbol	Pin	Description
1Y, 2Y, 3Y, 4Y	1, 4, 10, 13	data output
1A, 2A, 3A, 4A	2, 5, 8, 11	data input
1B, 2B, 3B, 4B	3, 6, 9, 12	data input
GND	7	ground (0 V)
V _{CC}	14	supply voltage

6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care.

Input	Output	
nA	nB	nY
L	L	Н
Х	Н	L
Н	X	L

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V [1]	-20	-	mA
I _{OK}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V [1]	-20	+20	mA
lo	output current	$V_{\rm O}$ = -0.5 V to (V _{CC} + 0.5 V)	-25	+25	mA
I _{CC}	supply current		-	+75	mA
I _{GND}	ground current		-75	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$ [2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 °C.

For SOT402-1 (TSSOP14) package: P_{tot} derates linearly with 7.3 mW/K above 81 °C.

For SOT762-1 (DHVQFN14) package: P_{tot} derates linearly with 9.6 mW/K above 98 °C.

8. Recommended operating conditions

Table 5. Operating conditions

[2]

Symbol	Parameter	Conditions	74AHC02			7	Unit		
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 3.0 V to 3.6 V	-	-	100	-	-	-	ns/V
		V _{CC} = 4.5 V to 5.5 V	-	-	20	-	-	20	ns/V

Quad 2-input NOR gate

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C			°C to 5 °C	-40 °C to +125 °C		Unit	
			Min	Тур	Мах	Min	Max	Min	Max	1	
74AHC0)2										
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V	
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V	
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V	
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V	
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V	
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V	
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$									
	output voltage	I _O = -50 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V	
		I _O = -50 μA; V _{CC} = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V	
		I _O = -50 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V	
		I _O = -4.0 mA; V _{CC} = 3.0 V	2.58	-	-	2.48	-	2.40	-	V	
		I _O = -8.0 mA; V _{CC} = 4.5 V	3.94	-	-	3.80	-	3.70	-	V	
V _{OL}	LOW-level	V _I = V _{IH} or V _{IL}									
	output voltage	I _O = 50 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V	
		I _O = 50 μA; V _{CC} = 3.0 V	-	0	0.1	-	0.1	-	0.1	V	
		I _O = 50 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V	
		I _O = 4.0 mA; V _{CC} = 3.0 V	-	-	0.36	-	0.44	-	0.55	V	
		I _O = 8.0 mA; V _{CC} = 4.5 V	-	-	0.36	-	0.44	-	0.55	V	
lı	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA	
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	2.0	-	20	-	40	μA	
CI	input capacitance		-	3	10	-	10	-	10	pF	
74AHCT	r02										
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V	
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V	
V _{ОН}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$									
	output voltage	Ι _O = -50 μΑ	4.4	4.5	-	4.4	-	4.4	-	V	
		I _O = -8.0 mA	3.94	-	-	3.80	-	3.70	-	V	
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$									
	output voltage	I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V	
		I _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V	

4/12

74AHC02; 74AHCT02

Quad 2-input NOR gate

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max]	
l _l	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA	
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	2.0	-	20	-	40	μA	
∆l _{CC}	additional supply current	per input pin; V _I = V _{CC} - 2.1 V; other pins at V _{CC} or GND; $I_O = 0 A$; V _{CC} = 4.5 V to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA	
CI	input capacitance		-	3	10	-	10	-	10	pF	

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 5.

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	
74AHC0	2									
t _{pd}	propagation	nA, nB to nY; see Fig. 4]							
	delay	V_{CC} = 3.0 V to 3.6 V; C _L = 15 pF	-	3.9	7.9	1.0	9.5	1.0	10.0	ns
		V_{CC} = 3.0 V to 3.6 V; C _L = 50 pF	-	5.5	11.4	1.0	13	1.0	14.5	ns
		V_{CC} = 4.5 V to 5.5 V; C _L = 15 pF	-	2.9	5.5	1.0	6.5	1.0	7.0	ns
		V_{CC} = 4.5 V to 5.5 V; C _L = 50 pF	-	4.2	7.5	1.0	8.5	1.0	9.5	ns
C _{PD}	power dissipation capacitance	C_L = 50 pF; f _i = 1 MHz; [3 V ₁ = GND to V _{CC}	-	7.0	-	-	-	-	-	pF
74AHCT	02		- 1	-						
t _{pd}	propagation	nA, nB to nY; see Fig. 4]							
	delay	V_{CC} = 4.5 V to 5.5 V; C _L = 15 pF	-	3.8	5.5	1.0	6.5	1.0	7.0	ns
		V_{CC} = 4.5 V to 5.5 V; C _L = 50 pF	-	5.1	7.5	1.0	8.5	1.0	9.5	ns
C _{PD}	power dissipation capacitance	C_L = 50 pF; f _i = 1 MHz; [3 V ₁ = GND to V _{CC}	-	8.0	-	-	-	-	-	pF

Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V). [1]

[2]

 t_{pd} is the same as t_{PLH} and t_{PHL} . C_{PD} is used to determine the dynamic power dissipation (P_D in µW). [3]

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching; $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs.

74AHC02; 74AHCT02

Quad 2-input NOR gate

10.1. Waveforms





Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74AHC02	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74AHCT02	1.5 V	$0.5 \times V_{CC}$



Definitions test circuit:

 R_T = termination resistance should be equal to output impedance Z_o of the pulse generator.

C_L = load capacitance including jig and probe capacitance.

Test circuit for measuring switching times Fig. 5.

Table 9. Test data						
Туре	Input		Load	Test		
	VI	t _r , t _f	CL			
74AHC02	V _{CC}	≤ 3.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}		
74AHCT02	3.0 V	≤ 3.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}		

74AHC_AHCT02

74AHC02; 74AHCT02

Quad 2-input NOR gate

11. Package outline




Fig. 6. Package outline SOT108-1 (SO14)

74AHC02; 74AHCT02

Quad 2-input NOR gate




Fig. 7. Package outline SOT402-1 (TSSOP14)

74AHC02; 74AHCT02

Quad 2-input NOR gate




Fig. 8. Package outline SOT762-1 (DHVQFN14)

12. Abbreviations

Table 10. Abbreviations		
Acronym	Description	
CDM	Charged Device Model	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
LSTTL	Low-power Schottky Transistor-Transistor Logic	
TTL	Transistor-Transistor Logic	

13. Revision history

Table 11. Revision history **Document ID Release date** Data sheet status Change notice Supersedes 74AHC AHCT02 v7 20240205 Product data sheet 74AHC_AHCT02_v6 Modifications: Fig. 6, Fig. 7: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153. 74AHC_AHCT02_v6 20230901 Product data sheet 74AHC_AHCT02_v5 Modifications: • Section 2: ESD specification updated according to the latest JEDEC standard. 74AHC AHCT02 v5 20200511 Product data sheet 74AHC_AHCT02_v4 Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Table 4: Derating values for Ptot total power dissipation updated. Package outline drawing SOT762-1 (DHVQFN14) updated. 74AHC AHCT02 v4 20080521 Product data sheet 74AHC AHCT02 v3 Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. • Table 6: the conditions for input leakage current have been changed. 74AHC AHCT02 v3 20080107 Product data sheet 74AHC AHCT02 v2 74AHC_AHCT02_v2 19990923 Product specification 74AHC_AHCT02_v1 _ 74AHC AHCT02 v1 19981218 Product specification

74AHC02; 74AHCT02

Quad 2-input NOR gate

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition	
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.	
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.	
Product [short] data sheet	Production	This document contains the product specification.	

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Product data sheet

All information provided in this document is subject to legal disclaimers.

74AHC02; 74AHCT02

Quad 2-input NOR gate

Contents

1
1
1
2
2
2
2
3
3
3
4
5
6
7
10
10
11

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 5 February 2024

74AHC_AHCT02



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

DCI	DCI		
QUALITY MANAGEMENT SYSTEM CERTIFICATE	ENVIRONMENTAL MANAGEMENT SYSTEM CERTIFICATE	OCCUPATIONAL HEALTH & SAFETY MANAGEMENT SYSTEM CERTIFICATE	の可能可能可能 CERTIFICATE OF INCORPORATION
DIGI ELECTRONICS HK LIMITED	DIGI ELECTRONICS HK LIMITED	DIGI ELECTRONICS HK LIMITED	A. A. B. A. B. W. Hanniby and By that
RATINGS SHE IN HIS COMMERCIAL EXTREMENTAL AND STREET, MONGHO	PLATENTS 207, HO HOR COMMITTEE CALLES HAVE VER CHEET, MONORO	FLATENUE 267, HO HOUS CONVERTIGN AND AN AVEN STREET, MONGO	DELERATIONCE INCLAMPSO 网络電子性者作用公司
GB/T 19001-2016 ktt ISO9001:2015	GB/T 24001-2016 idt ISO14001:2015	GB/T45001-2020 idt ISO45001:2018	$0 \rightarrow 0$ B, B $\rightarrow 0$ A, H B 122 B $\subset \odot$ G $\rightarrow H >$ 11 DN: Any Incorporated In Namy Early under the Comparise Ordinaria $A \rightarrow 0$, $A \rightarrow A \rightarrow B$, $A \rightarrow A \rightarrow C \rightarrow C + C \rightarrow N$ (Theoret T22 D for Larms of Hong Kong, and Balling Compare is
Ref Ref Participation components	Retto nagagante	For the Index of all interviews	Constant with in the Last in Yang Wong, and the lost dompany is it is a lost a limited company.
tantananan man mananan mananan manananan mananan mananan	tomantener men photosener men metalementener meneration Manalit	torinamientes 2008 Inter land can Can 2008-000-00 Jacobierto National Anna 2008	★ # 4 # 0 ± 0 − Λ + − Λ ± + ± + # ± − Name# 04. 12 heavy 200.
			Oldentrikalis or in edit a kale or Min. Au L. L. DERING Programmer Auguston Mingrade Specific Automatistrature Auguston
In the second se	The second secon	Control tests of a state of the state o	In Heps: 公司各場合公司中局工作用:工作品中提供学校公司名表式市场大型公司者包括基本中 工程品名提用: TableAdd #: TableAdd #: TableAdd #: TableAdd #: TableA





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.