


74HCT03D-Q100J Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number 74HCT03D-Q100J-DG

Manufacturer Nexperia USA Inc.

Manufacturer Product Number 74HCT03D-Q100J

Description IC GATE NAND 4CH 2-INP 14SO

Detailed Description NAND Gate IC 4 Channel Open Drain 14-SO



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
74HCT03D-Q100J	Nexperia USA Inc.
Series:	Product Status:
74HCT	Active
Logic Type:	Number of Circuits:
NAND Gate	4
Number of Inputs:	Features:
2	Open Drain
Voltage - Supply:	Current - Quiescent (Max):
4.5V ~ 5.5V	2 μΑ
Current - Output High, Low:	Input Logic Level - Low:
-, 4mA	0.8V
Input Logic Level - High:	Max Propagation Delay @ V, Max CL:
2V	24ns @ 4.5V, 50pF
Operating Temperature:	Grade:
-40°C ~ 125°C	Automotive
Qualification:	Mounting Type:
AEC-Q100	Surface Mount
Supplier Device Package:	Package / Case:
14-50	14-SOIC (0.154", 3.90mm Width)
Base Product Number:	
74HCT03	

Environmental & Export classification

8542.39.0001

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	



1. General description

The 74HC03-Q100; 74HCT03-Q100 is a quad 2-input NAND gate with open-drain outputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of $V_{\rm CC}$.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- · Input levels:
 - For 74HC03-Q100: CMOS level
 - For 74HCT03-Q100: TTL level
- Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Ordering information


Table 1. Ordering information

Type number	Package					
	Temperature range	Name	Description	Version		
74HC03D-Q100 74HCT03D-Q100	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1		
74HC03PW-Q100 74HCT03PW-Q100	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1		




Quad 2-input NAND gate; open-drain output

4. Functional diagram



5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1A, 2A, 3A, 4A	1, 4, 9, 12	data input
1B, 2B, 3B, 4B	2, 5, 10, 13	data input
1Y, 2Y, 3Y, 4Y	3, 6, 8, 11	data output
GND	7	ground (0 V)
V _{CC}	14	supply voltage

Quad 2-input NAND gate; open-drain output

6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

Input		Output
nA	nB	nY
L	L	Z
L	Н	Z
Н	L	Z
Н	Н	L

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			-0.5	+7	V
Vo	output voltage		[1]	-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
I _{OK}	output clamping current	V _O < -0.5 V	[1]	-	-20	mA
Io	output current	-0.5 V < V _O		-	-25	mA
I _{CC}	supply current			-	50	mA
I_{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation		[2]	-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC03-Q100		74HCT03-Q100			Unit	
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

^[2] For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 °C. For SOT402-1 (TSSOP14) package: P_{tot} derates linearly with 7.3 mW/K above 81 °C.

Quad 2-input NAND gate; open-drain output

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC03	-Q100					ı		I		
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
input voltage		V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OL}	LOW-level	V _I = V _{IH} or V _{IL}								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	0.1	-	-	±1	-	±1	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IL}$; $V_{CC} = 6.0 \text{ V}$; $V_O = V_{CC} \text{ or GND}$	-	-	±0.5	-	±5.0	-	±10	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	2.0	-	-	20	-	40	μΑ
C _I	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT0	3-Q100			l						
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	Ι _Ο = 20 μΑ	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1	-	±1	μΑ
l _{OZ}	OFF-state output current	$V_{I} = V_{IL}; V_{CC} = 5.5 V;$ $V_{O} = V_{CC} \text{ or GND}$	-	-	±0.5	-	±5.0	-	±10	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	2.0	-	20	-	40	μΑ
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	-	100	360	-	450	-	490	μΑ
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

Quad 2-input NAND gate; open-drain output

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; C_L = 50 pF; for test circuit, see Fig. 5.

Symbol	Parameter	Conditions	nditions				-40 °C to +85 °C	-40 °C to +125 °C	Unit
				Min	Тур	Max	Max	Max	
74HC03-	-Q100								
t _{pd}	propagation	nA, nB to nY; see Fig. 4	[1]						
	delay	V _{CC} = 2.0 V		-	28	95	120	145	ns
		V _{CC} = 4.5 V		-	10	19	24	29	ns
		V _{CC} = 5.0 V; C _L = 15 pF		-	8	-	-	-	ns
		V _{CC} = 6.0 V		-	8	16	20	25	ns
t _t	transition time	see Fig. 4	[2]						
		V _{CC} = 2.0 V		-	19	75	95	110	ns
		V _{CC} = 4.5 V		-	7	15	19	22	ns
		V _{CC} = 6.0 V		-	6	13	16	19	ns
C _{PD}	power dissipation capacitance	per package; V _I = GND to V _{CC}	[3]	-	4	-	-	-	pF
74HCT0	3-Q100						1		
t _{pd}	propagation	nA, nB to nY; see Fig. 4	[1]						
	delay	V _{CC} = 4.5 V		-	12	24	30	36	ns
		V _{CC} = 5.0 V; C _L = 15 pF		-	10	-	-	-	ns
t _t	transition time	V _{CC} = 4.5 V; see <u>Fig. 4</u>	[2]	-	7	15	19	22	ns
C _{PD}	power dissipation capacitance	per package; $V_I = GND \text{ to } V_{CC} - 1.5 \text{ V}$ [3]		-	4	-	-	-	pF

^[1] t_{pd} is the same as t_{PLZ} and t_{PZL} .

 t_t is the same as t_{THL} . C_{PD} is used to determine the dynamic power dissipation (P_D in μW): $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_I = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching; $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

Quad 2-input NAND gate; open-drain output

10.1. Waveforms and test circuit




Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Input to output propagation delays Fig. 4.

Table 8. Measurement points

Туре	Input	Output		
	V _M	V _M	V _X	
74HC03-Q100	0.5 × V _{CC}	0.5 × V _{CC}	0.1 × V _{CC}	
74HCT03-Q100	1.3 V	1.3 V	0.1 × V _{CC}	



Definitions test circuit:

 R_T = termination resistance should be equal to output impedance Z_0 of the pulse generator;

 C_L = load capacitance including jig and probe capacitance.

Fig. 5. Test circuit for measuring switching times

Table 9. Test data

Table of Tool data					
Туре	Input		Load	S1 position	
	V _I	t _r , t _f	CL	R _L	t _{PZL} , t _{PLZ}
74HC03-Q100	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	V _{CC}
74HCT03-Q100	3.0 V	6 ns	15 pF, 50 pF	1 kΩ	V _{CC}

Product data sheet

Quad 2-input NAND gate; open-drain output

11. Package outline




Fig. 6. Package outline SOT108-1 (SO14)

Quad 2-input NAND gate; open-drain output




Fig. 7. Package outline SOT402-1 (TSSOP14)

Quad 2-input NAND gate; open-drain output

12. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT03_Q100 v.4	20240216	Product data sheet	-	74HC_HCT03_Q100 v.3	
Modifications:	 <u>Section 2</u>: ESD specification updated according to the latest JEDEC standard. <u>Fig. 6</u>, <u>Fig. 7</u>: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153 				
74HC_HCT03_Q100 v.3	20210810	Product data sheet	-	74HC_HCT03_Q100 v.2	
Modifications:	<u>Section 2</u> updated.				
74HC_HCT03_Q100 v.2	20210107	Product data sheet	-	74HC_HCT03_Q100 v.1	
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type numbers 74HC03DB-Q100, 74HCT03DB-Q100 (SOT337-1 / SSOP14) removed. Section 7: Derating values for P_{tot} total power dissipation have been updated. 				
74HC_HCT03_Q100 v.1	20130704	Product data sheet	-	-	

Quad 2-input NAND gate; open-drain output

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Nexperia

74HC03-Q100; 74HCT03-Q100

Quad 2-input NAND gate; open-drain output

Contents

1.	General description	. 1
2.	Features and benefits	1
3.	Ordering information	. 1
4.	Functional diagram	.2
5.	Pinning information	. 2
5.1	. Pinning	. 2
5.2	Pin description	. 2
6.	Functional description	3
7	Limiting values	•
1.	Limiting values	٠
	Recommended operating conditions	
8.	_	.3
8. 9.	Recommended operating conditions	.3
8. 9. 10.	Recommended operating conditions Static characteristics	.3 .4
8. 9. 10.	Recommended operating conditions Static characteristics Dynamic characteristics	.4
8. 9. 10. 10.	Recommended operating conditions Static characteristics Dynamic characteristics 1. Waveforms and test circuit	.4
8. 9. 10. 10. 11.	Recommended operating conditions Static characteristics Dynamic characteristics 1. Waveforms and test circuit Package outline	.3

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 16 February 2024

[©] Nexperia B.V. 2024. All rights reserved



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935