


74HCT3G07DC-Q100H Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number 74HCT3G07DC-Q100H-DG

Manufacturer Nexperia USA Inc.

Manufacturer Product Number 74HCT3G07DC-Q100H

Description IC BUF NON-INVERT 5.5V 8VSSOP

Detailed Description Buffer, Non-Inverting 3 Element 1 Bit per Element 0

pen Drain Output 8-VSSOP



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
74HCT3G07DC-Q100H	Nexperia USA Inc.
Series:	Product Status:
74HCT	Active
Logic Type:	Number of Elements:
Buffer, Non-Inverting	3
Number of Bits per Element:	Input Type:
1	
Output Type:	Current - Output High, Low:
Open Drain	-, 4mA
Voltage - Supply:	Operating Temperature:
4.5V ~ 5.5V	-40°C ~ 125°C (TA)
Grade:	Qualification:
Automotive	AEC-Q100
Mounting Type:	Package / Case:
Surface Mount	8-VFSOP (0.091", 2.30mm Width)
Supplier Device Package:	Base Product Number:
8-VSSOP	74HCT3G07

Environmental & Export classification

8542.39.0001

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	



74HC3G07-Q100; 74HCT3G07-Q100

Triple buffer with open-drain outputs

Rev. 4 — 13 December 2023

Product data sheet

1. General description

The 74HC3G07-Q100; 74HCT3G07-Q100 is a triple buffer with open-drain outputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of $V_{\rm CC}$.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 6.0 V
- Input levels:
 - For 74HC3G07-Q100: CMOS level
 - For 74HCT3G07-Q100: TTL level
- CMOS low power dissipation
- · High noise immunity
- · Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Ordering information

Table 1. Ordering information

Type number	Package	ackage							
	Temperature range	Name	Description	Version					
74HC3G07DP-Q100 74HCT3G07DP-Q100	-40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2					
74HC3G07DC-Q100 74HCT3G07DC-Q100	-40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1					




4. Marking

Table 2. Marking code

Type number	Marking code [1]
74HC3G07DP-Q100	H07
74HCT3G07DP-Q100	Т07
74HC3G07DC-Q100	H07
74HCT3G07DC-Q100	Т07


^[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram



6. Pinning information

6.1. Pinning



6.2. Pin description

Table 3. Pin description

idate of the decempation						
Symbol	Pin	Description				
1A, 2A, 3A	1, 3, 6	data input				
GND	4	ground (0 V)				
1Y, 2Y, 3Y	7, 5, 2	data output				
V _{CC}	8	supply voltage				

2/12

7. Functional description

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

Input nA	Output nY
L	L
Н	Z

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	7.0	V
I _{IK}	input clamping current	$V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V}$ [1]	-	±20	mA
lok	output clamping current	$V_{O} < -0.5 \text{ V}$ [1]	-20	-	mΑ
Vo	output voltage	active mode [1]	-0.5	V _{CC} + 0.5	V
		high-impedance mode [1]	-0.5	7.0	V
Io	output current	$V_{O} = -0.5 \text{ V to } 7.0 \text{ V}$ [1]	-25	-	mA
I _{CC}	supply current	[1]	-	50	mΑ
I_{GND}	ground current	[1]	-50	-	mΑ
T _{stg}	storage temperature		-65	+150	°C
P_D	dynamic power dissipation	$T_{amb} = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C}$ [2]	-	250	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74H	74HC3G07-Q100		74HCT3G07-Q100			Unit
			Min	Тур	Max	Min	Тур	Max	
V_{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	6.0	0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

^[2] For SOT505-2 (TSSOP8) package: P_{tot} derates linearly with 4.6 mW/K above 96 °C. For SOT765-1 (VSSOP8) package: P_{tot} derates linearly with 4.9 mW/K above 99 °C.

10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V).

level input	V _{CC} = 2.0 V V _{CC} = 4.5 V	Min	Typ [1]	Max	Min	Max	
level input		4.5	'				
e		4 -					
	V _{CC} = 4.5 V	1.5	1.2	-	1.5	-	V
evel input		3.15	2.4	-	3.15	-	V
evel input	V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	V
	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	V
e	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	V
	V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	V
evel output	V _I = V _{IH} or V _{IL}						
e	$I_{O} = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	V
	I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	V
	I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	V
	I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.33	-	0.4	V
	I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.33	-	0.4	V
-	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	μA
-	$V_I = V_{IH}$; $V_O = V_{CC}$ or GND	-	-	±5.0	-	±10	μΑ
current	per input pin; $V_{CC} = 6.0 \text{ V}$; $V_I = V_{CC}$ or GND; $I_O = 0 \text{ A}$	-	-	10	-	20	μA
apacitance		-	1.5	-	-	-	рF
00							
	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	V
	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	V
evel output	V _I = V _{IH} or V _{IL}						
e	I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	V
	I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.33	-	0.4	V
	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	-	±1.0	μΑ
	$V_I = V_{IH}$; $V_O = V_{CC}$ or GND	-	-	±5.0	-	±10	μΑ
current	per input pin; $V_{CC} = 5.5 \text{ V}$; $V_I = V_{CC}$ or GND; $I_O = 0 \text{ A}$	-	-	10	-	20	μA
	per input; $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V};$ $V_1 = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A}$	-	-	375	-	410	μΑ
apacitance		-	1.5	-	-	-	pF
	evel output e eakage t leakage t current eapacitance 100 level input ee evel output ee evel output ee t current leakage t t current ee eakage t current current ee eakage t current	$V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$ $V_{I} = V_{IH} \text{ or } V_{IL}$ $I_{O} = 20 \mu\text{A}; V_{CC} = 2.0 \text{ V}$ $I_{O} = 20 \mu\text{A}; V_{CC} = 4.5 \text{ V}$ $I_{O} = 20 \mu\text{A}; V_{CC} = 6.0 \text{ V}$ $I_{O} = 4.0 \text{ mA}; V_{CC} = 6.0 \text{ V}$ $I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$ $I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$ $V_{I} = V_{CC} \text{ or } \text{GND}; V_{CC} = 6.0 \text{ V}$ $V_{I} = V_{CC} \text{ or } \text{GND}; V_{CC} = 6.0 \text{ V}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{IH} \text{ or } V_{IL}$ $V_{I} = V_{IH} \text{ or } V_{IL}$ $V_{I} = V_{IH} \text{ or } V_{IL}$ $V_{I} = V_{CC} \text{ or } \text{GND}; V_{CC} = 4.5 \text{ V}$ $V_{I} = V_{CC} \text{ or } \text{GND}; V_{CC} = 5.5 \text{ V}$ $V_{I} = V_{CC} \text{ or } \text{GND}; V_{CC} = 5.5 \text{ V}$ $V_{I} = V_{CC} \text{ or } \text{GND}; V_{CC} = 5.5 \text{ V}$ $V_{I} = V_{CC} \text{ or } \text{GND}; V_{CC} = 5.5 \text{ V};$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$ $V_{I} = V_{CC} \text{ or } \text{GND}; I_{O} = 0 \text{ A}$	$ \begin{array}{c} v_{CC} = 4.3 \ V \\ V_{CC} = 6.0 \ V \\ \end{array} \\ \begin{array}{c} v_{CC} = 6.0 \ V \\ \end{array} \\ \begin{array}{c} v_{CC} = 6.0 \ V \\ \end{array} \\ \begin{array}{c} v_{CC} = 20 \ \mu A; \ V_{CC} = 2.0 \ V \\ \hline v_{CC} = 20 \ \mu A; \ V_{CC} = 4.5 \ V \\ \hline v_{CC} = 20 \ \mu A; \ V_{CC} = 6.0 \ V \\ \hline v_{CC} = 4.0 \ mA; \ V_{CC} = 6.0 \ V \\ \hline v_{CC} = 5.2 \ mA; \ V_{CC} = 6.0 \ V \\ \hline v_{CC} = 5.2 \ mA; \ V_{CC} = 6.0 \ V \\ \end{array} \\ \begin{array}{c} v_{CC} = 6.0 \ V \\ \hline v_{CC} = 0.0 \ V $	$\begin{array}{c} V_{CC} = 4.3 \text{ V} & - & 2.1 \\ V_{CC} = 6.0 \text{ V} & - & 2.8 \\ \hline \\ V_{I} = V_{IH} \text{ or } V_{IL} \\ \hline \\ I_{O} = 20 \ \mu\text{A; } V_{CC} = 2.0 \text{ V} & - & 0 \\ \hline \\ I_{O} = 20 \ \mu\text{A; } V_{CC} = 4.5 \text{ V} & - & 0 \\ \hline \\ I_{O} = 20 \ \mu\text{A; } V_{CC} = 6.0 \text{ V} & - & 0.15 \\ \hline \\ I_{O} = 5.2 \ m\text{A; } V_{CC} = 6.0 \text{ V} & - & 0.16 \\ \hline \\ \text{eakage} & V_{I} = V_{CC} \text{ or } \text{GND; } V_{CC} = 6.0 \text{ V} & - \\ \hline \\ \text{current} & \text{per input pin; } V_{CC} = 6.0 \text{ V} & - \\ \hline \\ \text{v}_{I} = V_{CC} \text{ or } \text{GND; } I_{O} = 0 \text{ A} \\ \hline \\ \text{apacitance} & - & 1.5 \\ \hline \\ \textbf{100} & & & & & & & & & & & & & & & & & & $	$ \begin{array}{c} v_{CC} = 4.5 \ V \\ V_{CC} = 6.0 \ V \\ \hline V_{CC} = 6.0 \ V \\ \hline V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 2.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 2.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 4.5 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 4.0 \ \text{mA}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 5.2 \ \text{mA}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 5.2 \ \text{mA}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 6.0 \ V \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 6.0 \ V; \\ \hline \\ v_{C} = 20 \ \mu \text{A}; \ V_{CC} = 20 \ V \\ \hline \\ v_{C} = 20 \ V_{CC} = 20 \ V \\ \hline \\ v_{C} = 20 \ V_{CC} = 20 \ V_{CC} \\ \hline \\ v_{C} = 20 \ V_{CC} \\ \hline \\ v_{C} = 20 \ V_{CC} \\ \hline \\ v_{C} = 20 $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} v_{CC} = 4.5 \text{ V} & -2.1 & 1.53 & -1.33 \\ \hline v_{CC} = 6.0 \text{ V} & -2.8 & 1.8 & -1.8 \\ \hline v_{I} = v_{IH} \text{ or } V_{IL} \\ \hline l_{0} = 20 \ \mu\text{A}; \ v_{CC} = 2.0 \ V & -0 & 0.1 & -0.1 \\ \hline l_{0} = 20 \ \mu\text{A}; \ v_{CC} = 4.5 \ V & -0 & 0.1 & -0.1 \\ \hline l_{0} = 20 \ \mu\text{A}; \ v_{CC} = 6.0 \ V & -0 & 0.15 & 0.33 & -0.4 \\ \hline l_{0} = 4.0 \ \text{mA}; \ v_{CC} = 6.0 \ V & -0.15 & 0.33 & -0.4 \\ \hline l_{0} = 5.2 \ \text{mA}; \ v_{CC} = 6.0 \ V & -0.16 & 0.33 & -0.4 \\ \hline v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ V_{CC} = 6.0 \ V & -0.16 & 0.33 & -0.4 \\ \hline v_{I} = V_{IH}; \ V_{O} = V_{CC} \ \text{or } \ \text{GND} & -0.16 & 0.33 & -0.4 \\ \hline v_{I} = V_{IH}; \ V_{O} = V_{CC} \ \text{or } \ \text{GND} & -0.16 & 0.33 & -0.4 \\ \hline v_{I} = V_{IH}; \ V_{O} = V_{CC} \ \text{or } \ \text{GND} & -0.16 & 0.33 & -0.4 \\ \hline v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ v_{O} = 0.0 \ V & -0.16 & 0.33 & -0.4 \\ \hline v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ v_{O} = 0.0 \ V & -0.16 & 0.33 & -0.4 \\ \hline v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ v_{O} = 0.0 \ V & -0.16 & 0.33 & -0.4 \\ \hline v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ v_{O} = 0.0 \ V & -0.15 & 0.33 & -0.4 \\ \hline v_{I} = V_{IH} \ \text{or } \ V_{IL} & -0.16 & -0.16 & -0.16 \\ \hline v_{O} = 4.5 \ \text{V} \ \text{to } 5.5 \ \text{V} & -0.15 & 0.33 & -0.4 \\ \hline v_{I} = V_{IH} \ \text{or } \ V_{IL} & -0.16 & -0.15 & 0.33 & -0.4 \\ \hline v_{I} = V_{I} \ \text{or } \ \text{GND}; \ V_{CC} = 4.5 \ \text{V} & -0.15 & 0.33 & -0.4 \\ \hline v_{I} = V_{I} \ \text{or } \ \text{GND}; \ V_{CC} = 4.5 \ \text{V} & -0.15 & 0.33 & -0.4 \\ \hline v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ V_{CC} = 5.5 \ \text{V} & -0.15 & 0.33 & -0.4 \\ \hline v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ V_{CC} = 5.5 \ \text{V}; \ v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ v_{CC} = 5.5 \ \text{V}; \ v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ v_{CC} = 3.5 \ \text{V}; \ v_{I} = V_{CC} \ \text{or } \ \text{GND}; \ v_{CC} = 3.5 \ \text{V}; \ v_{CC} = -0.5 \ \text{V}; \ v_{CC} = -$

^[1] Typical values are measured at T_{amb} = 25 °C.

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 5.

Symbol	Parameter	Conditions	-40	°C to +85	5 °C	-40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	
74HC3G	07-Q100			<u>'</u>	'		-	
t _{PZL}	OFF-state to LOW	nA to nY; see Fig. 4						
	propagation delay	V _{CC} = 2.0 V	-	25	95	-	125	ns
		V _{CC} = 4.5 V	-	9	19	-	25	ns
		V _{CC} = 6.0 V	-	7	16	-	20	ns
t_{PLZ}	LOW to OFF-state	nA to nY; see Fig. 4						
	propagation delay	V _{CC} = 2.0 V	-	25	95	-	125	ns
		V _{CC} = 4.5 V	-	11	23	-	30	ns
		V _{CC} = 6.0 V	-	10	23	-	26	ns
t _{THL}	HIGH to LOW output transition time	nY; see Fig. 4						
		V _{CC} = 2.0 V	-	18	95	-	125	ns
		V _{CC} = 4.5 V	-	6	19	-	25	ns
		V _{CC} = 6.0 V	-	5	16	-	20	ns
C _{PD}	power dissipation capacitance	$V_I = GND \text{ to } V_{CC}$ [2]	-	4	-	-	-	pF
74HCT3	G07-Q100		•	•		'	•	
t _{PZL}	OFF-state to LOW propagation delay	nA to nY; V _{CC} = 4.5 V; see <u>Fig. 4</u>	-	11	27	-	32	ns
t _{PLZ}	LOW to OFF-state propagation delay	nA to nY; V _{CC} = 4.5 V; see Fig. 4	-	10	26	-	31	ns
t _{THL}	HIGH to LOW output transition time	nY; V _{CC} = 4.5 V; see <u>Fig. 4</u>	-	6	19	-	22	ns
C _{PD}	power dissipation capacitance	$V_{I} = GND \text{ to } V_{CC} - 1.5 \text{ V}$ [2]	-	4		-	-	pF

[1] Typical values are measured at T_{amb} = 25 °C.

[2] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$

11.1. Waveforms and test circuit





Table 9. Measurement points

Туре	Input	Output	
	V _M	V _M	V _X
74HC3G07-Q100	0.5 × V _{CC}	0.5 × V _{CC}	0.1 × V _{CC}
74HCT3G07-Q100	1.3 V	1.3 V	0.1 × V _{CC}



Test data is given in Table 10.

Definitions for test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

C_L = Load capacitance including jig and probe capacitance.

R_L = Load resistance.

S1 = Test selection switch.

Fig. 5. Test circuit for measuring switching times

Table 10. Test data

Туре	Input		Load	S1 position	
	V _I	t _r , t _f	CL	R_L	t_{PZL} , t_{PLZ}
74HC3G07-Q100	GND to V _{CC}	≤ 6 ns	50 pF	1 kΩ	V _{CC}
74HCT3G07-Q100	GND to 3 V	≤ 6 ns	50 pF	1 kΩ	V _{CC}

12. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




Fig. 6. Package outline SOT505-2 (TSSOP8)




Fig. 7. Package outline SOT765-1 (VSSOP8)

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC_HCT3G07_Q100 v.4	20231213	Product data sheet	-	74HC_HCT3G07_Q100 v.3		
Modifications:	 <u>Section 2</u> updated. <u>Section 2</u>: ESD specification updated according to the latest JEDEC standard. <u>Section 8</u>: P_{tot} and derating values for P_{tot} total power dissipation updated. 					
74HC_HCT3G07_Q100 v.3	20190124	Product data sheet	-	74HC_HCT3G07_Q100 v.2		
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Package outline drawing <u>SOT765-1</u> (VSSOP8) updated. 					
74HC_HCT3G07_Q100 v.2	20131211	Product data sheet	-	74HC_HCT3G07_Q100 v.1		
Modifications:	Features and benefits updated (errata).					
74HC_HCT3G07_Q100 v.1	20130917	Product data sheet	-	-		

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74HC3G07-Q100; 74HCT3G07-Q100

Triple buffer with open-drain outputs

Contents

1.	General description	1
2.	Features and benefits	1
3.	Ordering information	1
4.	Marking	2
5.	Functional diagram	2
6.	Pinning information	2
6.1	. Pinning	2
6.2	. Pin description	2
7.	Functional description	3
8.	Limiting values	3
9.	Recommended operating conditions	3
10.	Static characteristics	4
11.	Dynamic characteristics	5
11.	Waveforms and test circuit	6
12.	Package outline	8
13.	Abbreviations	10
14.	Revision history	.10
15.	Legal information	.11

For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 13 December 2023

[©] Nexperia B.V. 2023. All rights reserved



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935