


# 74LVC00AD,112 Datasheet



DiGi Electronics Part Number Manufacturer Manufacturer Product Number Description Detailed Description

74LVC00AD,112-DG Nexperia USA Inc. 74LVC00AD,112 IC GATE NAND 4CH 2-INP 14SO NAND Gate IC 4 Channel 14-SO

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# Purchase and inquiry

Manufacturer:
Nexperia USA Inc.
Product Status:
Obsolete
Number of Circuits:
4
Features:
Current - Quiescent (Max):
40 μΑ
Input Logic Level - Low:
0.12V ~ 0.8V
Max Propagation Delay @ V, Max CL:
4.3ns @ 3.3V, 50pF
Mounting Type:
Surface Mount
Package / Case:
14-SOIC (0.154", 3.90mm Width)

# **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	



## 1. General description

The 74LVC00A is a quad 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

## 2. Features and benefits

- Overvoltage tolerant inputs to 5.5 V
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Complies with JEDEC standard:
  - JESD8-7A (1.65 V to 1.95 V)
  - JESD8-5A (2.3 V to 2.7 V)
  - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  - Multiple package options
  - Specified from -40 °C to +85 °C and -40 °C to +125 °C


## 3. Ordering information

#### Table 1. Ordering information


Type number	Package	Package						
	Temperature range	Name	Description	Version				
74LVC00AD	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	<u>SOT108-1</u>				
74LVC00APW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	<u>SOT402-1</u>				
74LVC00ABQ	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	<u>SOT762-1</u>				

# nexperia

## 4. Functional diagram



## 5. Pinning information



## 5.1. Pinning

## 5.2. Pin description

#### Table 2. Pin description

Symbol	Pin	Description
1A to 4A	1, 4, 9, 12	data input
1B to 4B	2, 5, 10, 13	data input
1Y to 4Y	3, 6, 8,11	data output
GND	7	ground (0 V)
V <sub>CC</sub>	14	supply voltage

## 6. Functional description

#### Table 3. Function selection

H = HIGH voltage level; L = LOW voltage level; X = don't care

Input	Output	
nA	nB	nY
L	X	Н
X	L	Н
Н	Н	L

## 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>1</sub> < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V		-	±50	mA
Vo	output voltage	output in HIGH or LOW-state	[2]	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>O</sub>	output current	$V_{O} = 0 V \text{ to } V_{CC}$		-	±50	mA
I <sub>CC</sub>	supply current			-	100	mA
I <sub>GND</sub>	ground current			-100	-	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[3]	-	500	mW
T <sub>stg</sub>	storage temperature			-65	+150	°C

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

For SOT108-1 (SO14) package: P<sub>tot</sub> derates linearly with 10.1 mW/K above 100 °C.
 For SOT402-1 (TSSOP14) package: P<sub>tot</sub> derates linearly with 7.3 mW/K above 81 °C.
 For SOT762-1 (DHVQFN14) package: P<sub>tot</sub> derates linearly with 9.6 mW/K above 98 °C.

## 8. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW state	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	0	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	0	-	10	ns/V

#### Table 5. Recommended operating conditions

## 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +85	5 °C	-40 °C to +125 °C		
			Min	Typ[1]	Max	Min	Max	1
VIH	HIGH-level	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65V <sub>CC</sub>	-	-	0.65V <sub>CC</sub>	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35V <sub>CC</sub>	-	0.35V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						+
	output voltage	I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	V <sub>CC</sub> - 0.2	-	-	V <sub>CC</sub> - 0.3	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	1.2	-	-	1.05	-	V
		$I_0$ = -8 mA; $V_{CC}$ = 2.3 V	1.8	-	-	1.65	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	2.2	-	-	2.05	-	V
		I <sub>O</sub> = -18 mA; V <sub>CC</sub> = 3.0 V	2.4	-	-	2.25	-	V
		I <sub>O</sub> = -24 mA; V <sub>CC</sub> = 3.0 V	2.2	-	-	2.0	-	V
V <sub>OL</sub>	LOW-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
	output voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	-	0.65	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.6	-	0.8	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.4	-	0.6	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.55	-	0.8	V
I	input leakage current	V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 5.5 V or GND	-	±0.1	±5	-	±20	μA
I <sub>CC</sub>	supply current	$V_{CC}$ = 3.6 V; $V_{I}$ = $V_{CC}$ or GND; $I_{O}$ = 0 A	-	0.1	10	-	40	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_{CC} = 2.7 V \text{ to } 3.6 V;$ $V_I = V_{CC} - 0.6 V; I_O = 0 A$	-	5	500	-	5000	μA
CI	input capacitance	$V_{CC}$ = 0 V to 3.6 V; V <sub>I</sub> = GND to V <sub>CC</sub>	-	4.0	-	-	-	pF

[1] All typical values are measured at V<sub>CC</sub> = 3.3 V (unless stated otherwise) and T<sub>amb</sub> = 25 °C.

## **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 5.

Symbol Parameter		Conditions		-40	°C to +85	°C	-40 °C to +125 °C		Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Мах	
t <sub>pd</sub>	propagation delay	nA, nB to nY; see <u>Fig. 4</u>	[2]						
		V <sub>CC</sub> = 1.2 V		-	12	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.3	3.8	8.4	0.3	9.7	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		1.0	2.2	4.8	1.0	5.7	ns
		V <sub>CC</sub> = 2.7 V		1.0	2.3	5.1	1.0	5.9	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		0.5	2.0	4.3	0.5	5.1	ns
t <sub>sk(o)</sub>	output skew time	V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	-	1.0	-	1.5	ns
C <sub>PD</sub>	power dissipation	per gate; $V_I$ = GND to $V_{CC}$	[4]						
	capacitance	V <sub>CC</sub> = 1.65 V to 1.95 V		-	5.6	-	-	-	pF
		V <sub>CC</sub> = 2.3 V to 2.7 V		-	8.9	-	-	-	pF
		V <sub>CC</sub> = 3.0 V to 3.6 V		-	11.8	-	-	-	pF

[1] Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.2 V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz


 $C_L$  = output load capacitance in pF

V<sub>CC</sub> = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs


## 10.1. Waveforms and test circuit



## Nexperia

## 74LVC00A

#### **Quad 2-input NAND gate**



Test data is given in <u>Table 8</u>. Definitions for test circuit:

R<sub>L</sub> = Load resistance

C<sub>L</sub> = Load capacitance including jig and probe capacitance

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator

#### Fig. 5. Test circuit for measuring switching times

#### Table 8. Test data

Supply voltage	Input		Load	
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL
1.2 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2 ns	30 pF	500 Ω
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω

001aaf615

## 11. Package outline




Fig. 6. Package outline SOT108-1 (SO14)

### Nexperia

# 74LVC00A

### **Quad 2-input NAND gate**




Fig. 7. Package outline SOT402-1 (TSSOP14)

#### **Quad 2-input NAND gate**




Fig. 8. Package outline SOT762-1 (DHVQFN14)

# 12. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

# 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC00A v.11	20240208	Product data sheet	-	74LVC00A v.10
Modifications:	• <u>Fig. 6</u> , <u>Fig.</u> MO-153.	7: Aligned SO and TSSOF	P package outline o	drawings to JEDEC MS-012 and
74LVC00A v.10	20230801	Product data sheet	-	74LVC00A v.9
Modifications:	• <u>Section 2</u> : E	SD specification updated	according to the la	atest JEDEC standard.
74LVC00A v.9	20210917	Product data sheet	-	74LVC00A v.8
Modifications:	<ul> <li>Type number</li> <li>Section 1 up</li> </ul>	er 74LVC00ADB (SOT337 pdated.	-1/SSOP14) remo	ved.
74LVC00A v.8	20200824	Product data sheet	-	74LVC00A v.7
	• <u>Table 4</u> : De	of Nexperia. have been adapted to the rating values for P <sub>tot</sub> total itline drawing of SOT762-	power dissipation l	have been updated.
74LVC00A v.7	20120425	Product data sheet	-	74LVC00A v.6
Modifications:	• <u>Table 2</u> : Err	ata in pin description corre	ected.	
74LVC00A v.6	20120106	Product data sheet	-	74LVC00A v.5
Modifications:	guidelines of NXP Sen • Legal texts	niconductors. have been adapted to the	new company nar	omply with the new identity me where appropriate. dded for lower voltage ranges.
74LVC00A v.5	20030904	Product specification	-	74LVC00A v.4
74LVC00A v.4	20030507	Product specification	-	74LVC00A v.3
74LVC00A v.3	20020305	Product specification	-	74LVC00A v.2
74LVC00A v.2	19980428	Product specification	-	74LVC00A v.1
74LVC00A v.1	19970811	Product specification	-	-

74LVC00A

#### **Quad 2-input NAND gate**

## 14. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## Nexperia

# 74LVC00A

## Quad 2-input NAND gate

# Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	2
5.1. Pinning	2
5.2. Pin description	2
6. Functional description	3
7. Limiting values	3
8. Recommended operating conditions	3
9. Static characteristics	4
10. Dynamic characteristics	5
10.1. Waveforms and test circuit	5
11. Package outline	7
12. Abbreviations	10
13. Revision history	10
14. Legal information	11

#### © Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 8 February 2024

74LVC00A



# **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

DCI	DCI		
QUALITY MANAGEMENT SYSTEM CERTIFICATE	ENVIRONMENTAL MANAGEMENT SYSTEM CERTIFICATE	OCCUPATIONAL HEALTH & SAFETY MANAGEMENT SYSTEM CERTIFICATE	の可能可能可能 CERTIFICATE OF INCORPORATION
DIGI ELECTRONICS HK LIMITED	DIGI ELECTRONICS HK LIMITED	DIGI ELECTRONICS HK LIMITED	A. A. B. A. B. W. Hanniby and By that
RATINGS SHE IN HIS COMMERCIAL EXTREMENTAL AND STREET, MONGHO	PLATENTS 207, HO HOR COMMITTEE CALLES HAVE VER CHEET, MONORO	FLATENUE 267, HO HOUS CONVERTIGN AND AN AVEN STREET, MONGO	DELERATIONCE INCLAMPSO 网络電子性者作用公司
GB/T 19001-2016 ktt ISO9001:2015	GB/T 24001-2016 idt ISO14001:2015	GB/T45001-2020 idt ISO45001:2018	$0 \rightarrow 0$ B, B $\rightarrow 0$ A, H B 122 B $\subset \odot$ G $\rightarrow H >$ 11 DN: Any Incorporated In Namy Early under the Comparise Ordinaria $A \rightarrow 0$ , $A \rightarrow A \rightarrow B$ , $A \rightarrow 0 \rightarrow 2$ , $A \rightarrow 0$ (Tributor TeX of the Laws of Hearly Kong, and Bellik compare is
Ref Ref Participation components	Retto nagagante	For the Index of all interviews	Constant with in the Last in Yang Wong, and the lost dompany is it is a lost a limited company.
tantananan man mananan mananan manananan mananan mananan	tomantener men photosener men metalementener meneration Manalit	torinamientes 2008 Inter land can Can 2008-000-00 Jacobierto National Anna 2008	★ # 4 # 0 ± 0 − Λ + − Λ ± + ± + # ± − NAME 04. 22 houry 200.
			Oldentrikalis or tor 64,8,4 kill to Min. Aul. L. DERING Programmers and a second seco
In the second se	The second secon	Control tests of a state of the state o	In Heps: 公司各場合公司中局工作用:工作品中提供学校公司名表式市场大型公司者包括基本中 工程品名提用: TableAdd #: TableAdd #: TableAdd #: TableAdd #: TableA





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.