


# 74LVC1G38GV,125 Datasheet

www.digi-electronics.com



DiGi Electronics Part Number Manufacturer Manufacturer Product Number Description Detailed Description

 nber
 74LVC1G38GV,125-DG

 turer
 Nexperia USA Inc.

 nber
 74LVC1G38GV,125

 otion
 IC GATE NAND 1CH 2-INP SC74A

 NAND Gate IC 1 Channel Open Drain SC-74A

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
74LVC1G38GV,125	Nexperia USA Inc.
Series:	Product Status:
74LVC	Active
Logic Type:	Number of Circuits:
NAND Gate	1
Number of Inputs:	Features:
2	Open Drain
Voltage - Supply:	Current - Quiescent (Max):
1.65V ~ 5.5V	4 μΑ
Current - Output High, Low:	Input Logic Level - Low:
-, 32mA	0.7V ~ 0.8V
Input Logic Level - High:	Max Propagation Delay @ V, Max CL:
1.7V ~ 2V	3.9ns @ 5V, 50pF
Operating Temperature:	Mounting Type:
-40°C ~ 125°C	Surface Mount
Supplier Device Package:	Package / Case:
SC-74A	SC-74A, SOT-753
Base Product Number:	
74LVC1G38	

# **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	

# 74LVC1G38

2-input NAND gate; open drain Rev. 12 — 13 November 2024

**Product data sheet** 

### 1. General description

The 74LVC1G38 is a single 2-input NAND gate with open-drain output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

### 2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant outputs for interfacing with 5 V logic
- High noise immunity
- ±24 mA output drive (V<sub>CC</sub> = 3.0 V)
- CMOS low power consumption
- Open drain outputs
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standard:
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8-B/JESD36 (2.7 V to 3.6 V).
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +125 °C.



2-input NAND gate; open drain

# 3. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74LVC1G38GW	-40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	<u>SOT353-1</u>
74LVC1G38GV	-40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	<u>SOT753</u>
74LVC1G38GM	-40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm	<u>SOT886</u>
74LVC1G38GN	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 0.9 × 1.0 × 0.35 mm	<u>SOT1115</u>
74LVC1G38GS	-40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 1.0 × 1.0 × 0.35 mm	<u>SOT1202</u>
74LVC1G38GX	-40 °C to +125 °C	X2SON5	plastic thermal enhanced extremely thin small outline package; no leads; 5 terminals; body 0.8 × 0.8 × 0.32 mm	<u>SOT1226-3</u>
74LVC1G38GZ	-40 °C to +125 °C	XSON5	plastic thermal enhanced extremely thin small outline package with side-wettable flanks (SWF); no leads; 5 terminals; body 1.1 × 0.85 × 0.5 mm	<u>SOT8065-1</u>

# 4. Marking

Table 2. Marking					
Type number	Marking code[1]				
74LVC1G38GW	YB				
74LVC1G38GV	YB				
74LVC1G38GM	YB				
74LVC1G38GN	YB				
74LVC1G38GS	YB				
74LVC1G38GX	YB				
74LVC1G38GZ	YB				

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


# 5. Functional diagram



# 74LVC1G38

2-input NAND gate; open drain

# 6. Pinning information



### 6.1. Pinning

### 6.2. Pin description

#### Table 3. Pin description

Symbol	Pin	Pin		
	TSSOP5, SC-74A, XSON5 and X2SON5	XSON6		
A	1	1	data input	
В	2	2	data input	
GND	3	3	ground (0 V)	
Y	4	4	data output	
n.c.	-	5	not connected	
V <sub>CC</sub>	5	6	supply voltage	

# 7. Functional description

#### Table 4. Function table

H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF state.

Input	Output	
A	В	Y
L	L	Z
L	Н	Z
Н	L	Z
Н	Н	L

### 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>1</sub> < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V		-	±50	mA
Vo	output voltage	Active mode	[1]	-0.5	+6.5	V
		Power-down mode; $V_{CC} = 0 V$	[1]	-0.5	+6.5	V
I <sub>O</sub>	output current	$V_{O} = 0 V \text{ to } V_{CC}$		-	±50	mA
I <sub>CC</sub>	supply current			-	100	mA
I <sub>GND</sub>	ground current			-100	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb}$ = -40 °C to +125 °C	[2]	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT353-1 (TSSOP5) package: P<sub>tot</sub> derates linearly with 3.3 mW/K above 74 °C.

For SOT753 (SC-74A) package: P<sub>tot</sub> derates linearly with 3.8 mW/K above 85 °C.

For SOT886 (XSON6) package:  $\mathsf{P}_{tot}$  derates linearly with 3.3 mW/K above 74 °C.

For SOT1115 (XSON6) package:  $P_{tot}$  derates linearly with 3.2 mW/K above 71  $^\circ\text{C}.$ 

For SOT1202 (XSON6) package:  $\mathsf{P}_{tot}$  derates linearly with 3.3 mW/K above 74 °C.

For SOT1226-3 (X2SON5) package:  $\mathsf{P}_{tot}$  derates linearly with 3.0 mW/K above 67 °C.

For SOT8065-1 (XSON5) package:  $P_{tot}$  derates linearly with 3.2 mW/K above 72 °C.

### 2-input NAND gate; open drain

# 9. Recommended operating conditions

Table 6. I	Fable 6. Recommended operating conditions						
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
V <sub>CC</sub>	supply voltage		1.65	-	5.5	V	
VI	input voltage		0	-	5.5	V	
Vo	output voltage	Active mode	0	-	5.5	V	
		Disable mode; $V_{CC}$ = 1.65 V to 5.5 V	0	-	5.5	V	
		Power-down mode; V <sub>CC</sub> = 0 V	0	-	5.5	V	
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C	
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	-	-	20	ns/V	
		$V_{CC}$ = 2.7 V to 5.5 V	-	-	10	ns/V	

# **10. Static characteristics**

#### **Table 7. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T <sub>amb</sub> = -4	40 °C to +85 °C				1	
VIH	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>	-	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.3 × V <sub>CC</sub>	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		$I_{O}$ = 100 µA; $V_{CC}$ = 1.65 V to 5.5 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.3	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.4	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.55	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.55	V
l <sub>l</sub>	input leakage current	$V_1$ = 5.5 V or GND; $V_{CC}$ = 0 V to 5.5 V	-	±0.1	±1	μA
I <sub>OZ</sub>	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{O} = V_{CC} \text{ or } GND;$ $V_{CC} = 5.5 \text{ V}$	-	±0.1	±2	μA
I <sub>OFF</sub>	power-off leakage current	$V_1 \text{ or } V_0 = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	-	±0.1	±2	μA
I <sub>CC</sub>	supply current	$V_{I}$ = 5.5 V or GND; $V_{CC}$ = 1.65 V to 5.5 V; $I_{O}$ = 0 A	-	0.1	4	μA
ΔI <sub>CC</sub>	additional supply current	V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 2.3 V to 5.5 V; per pin	-	5	500	μA
Cı	input capacitance		-	2.5	-	pF

# 74LVC1G38

### 2-input NAND gate; open drain

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T <sub>amb</sub> = -4	40 °C to +125 °C					
VIH	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>	-	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.3 × V <sub>CC</sub>	V
V <sub>OL</sub>	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O}$ = 100 µA; $V_{CC}$ = 1.65 V to 5.5 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.70	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.45	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.60	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.80	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.80	V
l <sub>l</sub>	input leakage current	$V_{I}$ = 5.5 V or GND; $V_{CC}$ = 0 V to 5.5 V	-	-	±1	μA
I <sub>OZ</sub>	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{O} = V_{CC} \text{ or } GND;$ $V_{CC} = 5.5 \text{ V}$	-	-	±2	μA
I <sub>OFF</sub>	power-off leakage current	$V_1 \text{ or } V_0 = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	-	-	±2	μA
I <sub>CC</sub>	supply current	$V_{I}$ = 5.5 V or GND; $V_{CC}$ = 1.65 V to 5.5 V; $I_{O}$ = 0 A	-	-	4	μA
ΔI <sub>CC</sub>	additional supply current	$V_{I} = V_{CC} - 0.6 V; I_{O} = 0 A;$ $V_{CC} = 2.3 V to 5.5 V; per pin$	-	-	500	μA
	1				· · · · · · · · · · · · · · · · · · ·	

[1] All typical values are measured at V\_{CC} = 3.3 V and T\_{amb} = 25 °C.

# 11. Dynamic characteristics

#### **Table 8. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 5.

Symbol	Parameter	Conditions	-40	°C to +85	°C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Мах	
t <sub>pd</sub>	propagation delay	A, B to Y; see <u>Fig. 4</u> [2]						
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.0	3.0	10.0	1.0	12.5	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.5	1.8	6.0	0.5	7.5	ns
		V <sub>CC</sub> = 2.7 V	0.5	2.5	5.0	0.5	6.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.5	2.3	4.5	0.5	5.7	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.5	1.5	3.9	0.5	4.9	ns
C <sub>PD</sub>	power dissipation capacitance	$V_{CC} = 3.3 V;$ [3] $V_I = GND \text{ to } V_{CC}$	-	6	-	-	-	pF

Typical values are measured at T<sub>amb</sub> = 25 °C and V<sub>CC</sub> = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively. [1]

[2]

 $t_{pd}$  is the same as  $t_{PZL}$  and  $t_{PLZ}$ .  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W).  $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where: [3]

f<sub>i</sub> = input frequency in MHz;

 $f_o = output$  frequency in MHz;


 $C_L$  = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$ 

### 11.1. Waveforms and test circuit



Measurement points are given in Table 9.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


#### The input (A, B) to output (Y) propagation delays Fig. 4.

#### Table 9. Measurement points

Supply voltage	Input	Output	Output		
V <sub>cc</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>		
1.65 V to 1.95 V	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V		
2.3 V to 2.7 V	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V		
2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V		
3.0 V to 3.6 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V		
4.5 V to 5.5 V	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	V <sub>OL</sub> + 0.3 V		

# 74LVC1G38

### 2-input NAND gate; open drain



Test data is given in Table 10.

Definitions for test circuit:

R<sub>L</sub> = Load resistance;

 $C_L$  = Load capacitance including jig and probe capacitance;

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator;

 $V_{EXT}$  = External voltage for measuring switching times.

### Fig. 5. Test circuit for measuring switching times


#### Table 10. Test data

Supply voltage	Input		Load		V <sub>EXT</sub>	
V <sub>cc</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PZL</sub> , t <sub>PLZ</sub>	
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	1 kΩ	V <sub>CC</sub>	
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	500 Ω	V <sub>CC</sub>	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	V <sub>CC</sub>	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	V <sub>CC</sub>	
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	500 Ω	V <sub>CC</sub>	

# 74LVC1G38

#### 2-input NAND gate; open drain

# 12. Package outline



### Fig. 6. Package outline SOT353-1 (TSSOP5)

# 74LVC1G38

### 2-input NAND gate; open drain




Fig. 7. Package outline SOT753 (SC-74A)

<sup>74</sup>LVC1G38

# 74LVC1G38






Fig. 8. Package outline SOT886 (XSON6)

# 74LVC1G38

SOT1115

#### 2-input NAND gate; open drain







# 74LVC1G38

### 2-input NAND gate; open drain




Fig. 10. Package outline SOT1202 (XSON6)

# 74LVC1G38

### 2-input NAND gate; open drain





Fig. 11. Package outline SOT1226-3 (X2SON5)

# 74LVC1G38

### 2-input NAND gate; open drain





# 13. Abbreviations

Table 11. Abbrev	viations
Acronym	Description
ANSI	American National Standards Institute
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
ESDA	ElectroStatic Discharge Association
НВМ	Human Body Model
JEDEC	Joint Electron Device Engineering Council
TTL	Transistor-Transistor Logic

# 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC1G38 v.12	20241113	Product data sheet	-	74LVC1G38 v.11		
Modifications:	Type numb	Type number 74LVC1G38GZ (SOT8065-1/XSON5) added.				
74LVC1G38 v.11	20230818	Product data sheet	-	74LVC1G38 v.10		
Modifications:	• <u>Section 2</u> : I	Section 2: ESD specification updated according to the latest JEDEC standard.				
74LVC1G38 v.10	20220112	Product data sheet	-	74LVC1G38 v.9		
Modifications:	• <u>Fig. 6</u> : Pacl	• Fig. 6: Package outline drawing SOT353-1 (TSSOP5) has changed.				
74LVC1G38 v.9	20210518	Product data sheet	-	74LVC1G38 v.8		
Modifications:	<ul> <li>Type numb</li> <li><u>Section 1</u> u</li> </ul>	X2SON5) package chang er 74LVC1G38GF (SOT8 pdated. <sub>t</sub> total power dissipation a	391/XSON6) remove	ed.		
74LVC1G38 v.8	20161207	Product data sheet	-	74LVC1G38 v.7		
Modifications:	• <u>Table 7</u> : Th	• <u>Table 7</u> : The maximum limits for leakage current and supply current have changed.				
74LVC1G38 v.7	20121004	Product data sheet	-	74LVC1G38 v.6		
Modifications:	Pin configu modified.	Pin configuration SOT1226 ( <u>#unique_7/unique_7_Connect_42_image_cnt_fpt_szb</u> )     modified.				
74LVC1G38 v.6	20120702	Product data sheet	-	74LVC1G38 v.5		
Modifications:	••	number 74LVC1G38GX utline drawing of SOT886	· /			
74LVC1G38 v.5	20111206	Product data sheet	-	74LVC1G38 v.4		
Modifications:	Legal page	Legal pages updated.				
74LVC1G38 v.4	20101005	Product data sheet	-	74LVC1G38 v.3		
74LVC1G38 v.3	20070827	Product data sheet	-	74LVC1G38 v.2		
74LVC1G38 v.2	20060913	Product data sheet	-	74LVC1G38 v.1		
74LVC1G38 v.1	20041018	Product data sheet	-	-		

# 74LVC1G38

#### 2-input NAND gate; open drain

### 15. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# 74LVC1G38

### 2-input NAND gate; open drain

# Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Marking	2
5. Functional diagram	2
6. Pinning information	3
6.1. Pinning	3
6.2. Pin description	3
7. Functional description	4
8. Limiting values	4
9. Recommended operating conditions	5
10. Static characteristics	5
11. Dynamic characteristics	7
11.1. Waveforms and test circuit	7
12. Package outline	9
13. Abbreviations	16
14. Revision history	16
15. Legal information	17

#### © Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 13 November 2024

18 / 18



# **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

DCI	DCL	DCL	NA NOS1 NA A
QUALITY MANAGEMENT SYSTEM CERTIFICATE	ENVIRONMENTAL MANAGEMENT SYSTEM CERTIFICATE	OCCUPATIONAL HEALTH & SAFETY MANAGEMENT SYSTEM CERTIFICATE	心可生存证明者 CERTIFICATE OF INCORPORATION
DIGI ELECTRONICS HK LIMITED	DIGI ELECTRONICS HK LIMITED	DIGI ELECTRONICS HK LIMITED	A B B - + I have by small y that
RATINGS 355, 10 KING COMPETING AND A REAL AND STREET, MONGHD	FLATERALIS 397, HO HONG COMPRESSION AMOUNT A MUCH STREET, MONGRO	FLATERALIS 267, NO HANG CONVERTING AND THE 2 HERA VIEW STREET, INCHORE	DELLE ACTIONCY INC. AMTES 均衡電子指導作符合可
GB/T 19001-2016 ktt ISO9001:2015	GB/T 24001-2016 idt ISO14001:2015	RUMANDO 2011 IO NOD COMPARING CONTRA 5 16 Y VAN STREET, MONINO R. S.	$0 \rightarrow 0$ if if $0 \rightarrow 0$ is $0 \rightarrow 0$ if $1 \ge 0 \le 0 \Rightarrow 0 \Rightarrow 0$ is DNs day becomestical in Kang Kang under the Comparison Delivarian $A \rightarrow 0 \Rightarrow A \rightarrow 0 \Rightarrow 0 \Rightarrow 0 \Rightarrow 0 \Rightarrow 0 \Rightarrow 0$ (Effective E2) of the Laws of Hears Rough, and Hear Bits Compary is
Radies of electronic components	Select of dimension compared	Refer of elements compares	(1944)44 BE of the Laws of Hang Bong, and Ball Bas company is ${\mathbb T}$ . ${\mathbb R}$ , ${\mathbb T}$ . The Ball company,
tantanaturate anter monoste tana meter meter mete	tartina Name Participation (New Strendspring A an AD	bethallheim antariana beat can NUSH-604-13 Marchille	5 # 4 # # ± 0 − Λ + − Λ ± + ± + ± ± + NetWO 06 32 James 200.
	Levelen And Face Level		€2445014.01.0-61164,8,468,80 Mo.Au.1.1.02050 Parglandar at Campanian Mang Space Associationstrate August
Control of the second sec	For the second s	Control trace is a first of the second	In Hop: 이 진 실 4년 3 근 카이트 토가에 · 프 + A. 비행 / 1 위 S · 진 3 · A. M. N · N · D · O. 위 · H. A. A. N R · A. H. A. H. H. H. S. Company, New All Per Companies Registry, then initiative any table intellights in any other tablecluid property rights interquent all the company, serve are any partitioned.





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.