


# 74LVC594ABQ-Q100X Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number 74LVC594ABQ-Q100X-DG

Manufacturer Nexperia USA Inc.

Manufacturer Product Number 74LVC594ABQ-Q100X

Description IC SHIFT REGISTER 8BIT 16DHVQFN

Detailed Description Shift Shift Register 1 Element 8 Bit 16-DHVQFN (2.5

x3.5)



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



## **Purchase and inquiry**

Manufacturer Product Number:	Manufacturer:
74LVC594ABQ-Q100X	Nexperia USA Inc.
Series:	Product Status:
74LVC	Active
Logic Type:	Output Type:
Shift Register	Push-Pull
Number of Elements:	Number of Bits per Element:
1	8
Function:	Voltage - Supply:
Serial to Parallel, Serial	1.65V ~ 3.6V
Operating Temperature:	Grade:
-40°C ~ 125°C	Automotive
Qualification:	Mounting Type:
AEC-Q100	Surface Mount
Package / Case:	Supplier Device Package:
16-VFQFN Exposed Pad	16-DHVQFN (2.5x3.5)
Base Product Number:	
741.VCE04	

## **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	

## 8-bit shift register with output register

Rev. 5 — 22 February 2024

**Product data sheet** 

## 1. General description

The 74LVC594A-Q100 is an 8-bit serial-in/serial or parallel-out shift register with a storage register. Separate clock and reset inputs are provided on both shift and storage registers. The device features a serial input (DS) and a serial output (Q7S) to enable cascading. Data is shifted on the LOW-to-HIGH transitions of the SHCP input, and the data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. A LOW level on one of the two register reset pins (SHR and STR) will clear the corresponding register. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Overvoltage tolerant inputs to 5.5 V
- Wide supply voltage range from 1.2 V to 3.6 V
- · CMOS low power dissipation
- Direct interface with TTL levels
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- · Balanced propagation delays
- All inputs have Schmitt-trigger action
  - Complies with JEDEC standard:
    - JESD8-7A (1.65 V to 1.95 V)
    - JESD8-5A (2.3 V to 2.7 V)
    - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints

## 3. Applications

- Serial-to-parallel data conversion
- Remote control holding register





## 4. Ordering information


**Table 1. Ordering information** 

Type number	Package							
	Temperature range	Name	Description	Version				
74LVC594AD-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
74LVC594APW-Q100	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				
74LVC594ABQ-Q100	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1				

## 5. Functional diagram








## 6. Pinning information

### 6.1. Pinning



### 6.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	15, 1, 2, 3, 4, 5, 6, 7	parallel data output
GND	8	ground (0 V)
Q7S	9	serial data output
SHR	10	shift register reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
STR	13	storage register reset (active LOW)
DS	14	serial data input
V <sub>CC</sub>	16	supply voltage

## 7. Functional description

#### Table 3. Function table

 $H = HIGH \ voltage \ state; \ L = LOW \ voltage \ state; \ \uparrow = LOW-to-HIGH \ transition; \ X = don't \ care; \ NC = no \ change$ 

Input					Output		Function
SHCP	STCP	SHR	STR	DS	Q7S	Qn	
X	Х	L	Х	Х	L	NC	a LOW-state on SHR only affects the shift register
X	Х	Х	L	Х	NC	L	a LOW-state on STR only affects the storage register
X	1	L	Н	Х	L	L	empty shift register loaded into storage register
1	X	Н	X	Н	Q6S	NC	logic HIGH level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S)
X	1	Н	Н	Х	NC	QnS	contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages
1	1	Н	Н	Х	Q6S	QnS	contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages

## 8. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage	[1]	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
Vo	output voltage	3-state [1]	-0.5	6.5	V
		output HIGH or LOW state [1]	-0.5	V <sub>CC</sub> + 0.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mΑ
I <sub>CC</sub>	supply current		-	100	mA
$I_{GND}$	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$ [2]	-	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SOT763-1 (DHVQFN16) package: Ptot derates linearly with 11.2 mW/K above 106 °C.

**Product data sheet** 

<sup>[2]</sup> For SOT109-1 (SO16) package: P<sub>tot</sub> derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package: P<sub>tot</sub> derates linearly with 8.5 mW/K above 91 °C.

## 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	3-state	0	-	5.5	V
		output HIGH or LOW state	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	-	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	10	ns/V

## 10. Static characteristics

#### **Table 6. Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	Unit	
Viu			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level input	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65V <sub>CC</sub>	-	-	0.65V <sub>CC</sub>	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35V <sub>CC</sub>	-	0.35V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
		I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	V <sub>CC</sub> -0.2	-	-	V <sub>CC</sub> -0.3	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	1.2	-	-	1.05	-	V
		$I_O = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	2.2	-	-	2.05	-	V
		I <sub>O</sub> = -18 mA; V <sub>CC</sub> = 3.0 V	2.4	-	-	2.25	-	V
		I <sub>O</sub> = -24 mA; V <sub>CC</sub> = 3.0 V	2.2	-	-	2.0	-	V
V <sub>OL</sub>	LOW-level output	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
	voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.45	-	0.65	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.6	-	0.8	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.4	-	0.6	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.55	-	0.8	V

### 8-bit shift register with output register

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
II	input leakage current	$V_{CC} = 3.6 \text{ V}; V_I = 5.5 \text{ V or GND}$	-	±0.1	±5	-	±20	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	0.1	10	-	20	μΑ
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-	0.1	10	-	40	μΑ
ΔI <sub>CC</sub>	additional supply current	per input pin; V <sub>CC</sub> = 1.65 V to 3.6 V; V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; I <sub>O</sub> = 0 A	-	5	500	-	5000	μА
C <sub>I</sub>	input capacitance	$V_{CC}$ = 0 V to 3.6 V; $V_{I}$ = GND to $V_{CC}$	-	5.0	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

## 11. Dynamic characteristics

**Table 7. Dynamic characteristics** 

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 13.

Symbol	Parameter	Conditions	-40	°C to +85	5 °C	-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	SHCP to Q7S; see Fig. 7 [2] [3]						
		V <sub>CC</sub> = 1.2 V	-	17.5	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.0	5.2	15.8	2.0	18.2	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.5	3.2	8.1	1.5	9.3	ns
		V <sub>CC</sub> = 2.7 V	1.5	3.5	7.6	1.5	8.7	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	3.1	6.7	1.5	7.7	ns
		STCP to Qn; see Fig. 8 [2]						
		V <sub>CC</sub> = 1.2 V	-	19.3	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.0	7.6	15.8	2.0	18.2	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.5	4.8	8.1	1.5	9.3	ns
		V <sub>CC</sub> = 2.7 V	1.5	5.2	7.6	1.5	8.7	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.2	4.5	6.7	1.2	7.7	ns
t <sub>PHL</sub>	HIGH to LOW	SHR to Q7S; see Fig. 11						
	propagation delay	V <sub>CC</sub> = 1.2 V	-	12.0	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.0	5.0	15.8	2.0	18.2	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.5	3.8	8.1	1.5	9.3	ns
		V <sub>CC</sub> = 2.7 V	1.2	3.9	7.6	1.2	8.7	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.2	3.3	6.7	1.2	7.7	ns
		STR to Qn; see Fig. 12						
		V <sub>CC</sub> = 1.2 V	-	20.0	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.0	7.7	15.8	2.0	18.2	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.5	5.0	8.1	1.5	9.3	ns
		V <sub>CC</sub> = 2.7 V	1.2	5.3	7.6	1.2	8.7	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.2	4.4	6.7	1.2	7.7	ns

## 8-bit shift register with output register

Symbol	Parameter	Conditions	-40	°C to +85	°C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
t <sub>W</sub>	pulse width	SHCP, STCP HIGH or LOW; see Fig. 7 and Fig. 8						
		V <sub>CC</sub> = 1.65 V to 1.95 V	6.0	2.5	-	7.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	5.0	2.0	-	5.5	-	ns
		V <sub>CC</sub> = 2.7 V	4.5	1.5	-	5.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	4.0	1.5	-	4.5	-	ns
		SHR, STR LOW; see Fig. 11 and Fig. 12						
		V <sub>CC</sub> = 1.65 V to 1.95 V	6.0	2.5	-	5.5	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	2.0	-	4.5	-	ns
		V <sub>CC</sub> = 2.7 V	2.5	1.5	-	3.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.5	1.5	-	3.0	-	ns
·su	set-up time	DS to SHCP; see Fig. 9						
		V <sub>CC</sub> = 1.65 V to 1.95 V	5.0	1.0	-	5.5	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	0.8	-	4.5	-	ns
		V <sub>CC</sub> = 2.7 V	2.0	0.6	-	2.5	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.0	0.6	-	2.5	-	ns
		SHR to STCP; see Fig. 10						+
		V <sub>CC</sub> = 1.65 V to 1.95 V	8.0	3.5	-	8.5	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	5.0	2.1	-	5.5	-	ns
		V <sub>CC</sub> = 2.7 V	4.0	1.8	-	4.5	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	4.0	1.7	-	4.5	-	ns
		SHCP to STCP; see Fig. 8						
		V <sub>CC</sub> = 1.65 V to 1.95 V	8.0	3.5	-	8.5	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	5.0	2.1	-	5.5	-	ns
		V <sub>CC</sub> = 2.7 V	4.0	1.8	-	4.5	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	4.0	1.7	-	4.5	-	ns
h	hold time	DS to SHCP; see Fig. 9 [3]						
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	0.2	-	2.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.5	0.1	-	2.0	-	ns
		V <sub>CC</sub> = 2.7 V	1.5	-0.1	-	2.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	-0.2	-	1.5	-	ns
rec	recovery time	SHR to SHCP, STR to STCP; see Fig. 11 and Fig. 12						
		V <sub>CC</sub> = 1.65 V to 1.95 V	5.0	-2.7	-	5.5	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	4.0	-1.5	-	4.5	-	ns
		V <sub>CC</sub> = 2.7 V	2.0	-1.0	-	2.5	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	2.0	-1.0	-	2.5	-	ns
max	maximum frequency	SHCP or STCP; see <u>Fig. 7</u> and <u>Fig. 8</u>						
		V <sub>CC</sub> = 1.65 V to 1.95 V	80	130	-	70	-	MHz
		V <sub>CC</sub> = 2.3 V to 2.7 V	100	140	-	90	-	MHz
		V <sub>CC</sub> = 2.7 V	110	150	-	100	-	MHz
		V <sub>CC</sub> = 3.0 V to 3.6 V	130	180	_	115	_	MHz

#### 8-bit shift register with output register

Symbol	Parameter	Conditions		-40 °C to +85 °C			-40 °C to	Unit	
				Min	Typ[1]	Max	Min	Max	
t <sub>sk(o)</sub>	output skew time	V <sub>CC</sub> = 3.0 V to 3.6 V	[4]	-	-	1.0	-	1.5	ns
	power dissipation	V <sub>I</sub> = GND to V <sub>CC</sub>	[5]						
	capacitance	V <sub>CC</sub> = 1.65 V to 1.95 V		-	50	-	-	-	pF
		V <sub>CC</sub> = 2.3 V to 2.7 V		-	45	-	-	-	pF
		V <sub>CC</sub> = 3.0 V to 3.6 V		-	44	-	-	-	pF

- Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.
- [2]
- $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ . Cascadability is guaranteed under identical  $V_{CC}$  and temperature conditions. [3]
- Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} x V_{CC}^2 x f_i x N + \sum (C_L x V_{CC}^2 x f_o)$  where:

f<sub>i</sub> = input frequency in MHz;

 $f_o$  = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 


### 11.1. Waveforms and test circuit



Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.


Fig. 7. The shift clock (SHCP) to serial data output (Q7S) propagation delays, the shift clock pulse width and maximum shift clock frequency



Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Fig. 8. The storage clock (STCP) to parallel data output (Qn) propagation delays, the storage clock pulse width and the shift clock to storage clock set-up time








Fig. 10. The shift reset (SHR) to storage clock (STCP) set-up times



 $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig. 11. The shift reset (SHR) pulse width, the shift reset to serial data output (Q7S) propagation delays and the shift reset to shift clock (SHCP) recovery time




Measurement points are given in Table 8.

 $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig. 12. The storage reset (STR) pulse width, the storage reset to parallel data output (Qn) propagation delays and the storage reset to storage clock (STCP) recovery time

**Table 8. Measurement points** 

Supply voltage	Input	Output	
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	
V <sub>CC</sub> < 2.7 V	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	
V <sub>CC</sub> ≥ 2.7 V	1.5 V	1.5 V	



Test data is given in <u>Table 9</u>. Definitions for test circuit:

 $R_L$  = Load resistance.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

V<sub>EXT</sub> = External voltage for measuring switching times.

Fig. 13. Test circuit for measuring switching times

Table 9. Test data

Supply voltage	Input	Input		Load		V <sub>EXT</sub>		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>	
1.2 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ	open	2 x V <sub>CC</sub>	GND	
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ	open	2 x V <sub>CC</sub>	GND	
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2 ns	30 pF	500 Ω	open	2 x V <sub>CC</sub>	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	2 x V <sub>CC</sub>	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	2 x V <sub>CC</sub>	GND	

## 12. Package outline




Fig. 14. Package outline SOT109-1 (SO16)

**Product data sheet** 




Fig. 15. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig. 16. Package outline SOT763-1 (DHVQFN16)

## 13. Abbreviations

#### **Table 10. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
TTL	Transistor-Transistor Logic

## 14. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC594A_Q100 v.5	20240222	Product data sheet	-	74LVC594A_Q100 v.4
Modifications:	Fig. 14, Fig. 15: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153.			
74LVC594A_Q100 v.4	20230824	Product data sheet	-	74LVC594A_Q100 v.3
Modifications:	<u>Section 2</u> : ESD specification updated according to the latest JEDEC standard.			
74LVC594A_Q100 v.3	20200903	Product data sheet	-	74LVC594A_Q100 v.2
Modifications:	<ul> <li><u>Section 1</u> and <u>Section 2</u> updated.</li> <li><u>Table 4</u>: Derating values for P<sub>tot</sub> total power dissipation updated.</li> </ul>			
74LVC594A_Q100 v.2	20170721	Product data sheet	-	74LVC594A_Q100 v.1
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Section 11: table note added for cascading purposes.</li> </ul>			
74LVC594A_Q100 v.1	20131115	Product data sheet	-	-

**Product data sheet** 

## 15. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use in automotive applications** — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own triple.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 8-bit shift register with output register

### **Contents**

1. General description	1
2. Features and benefits	1
3. Applications	1
4. Ordering information	2
5. Functional diagram	2
6. Pinning information	4
6.1. Pinning	4
6.2. Pin description	4
7. Functional description	5
8. Limiting values	5
9. Recommended operating conditions	6
10. Static characteristics	6
11. Dynamic characteristics	7
11.1. Waveforms and test circuit	9
12. Package outline	13
13. Abbreviations	16
14. Revision history	16
15. Legal information	17

For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 22 February 2024

<sup>©</sup> Nexperia B.V. 2024. All rights reserved



## **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935