


# 74LVCH162373ADGG,1 Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number 74LVCH162373ADGG,1-DG

Manufacturer Nexperia USA Inc.

Manufacturer Product Number 74LVCH162373ADGG,1

Description IC 16BIT D TRANSP LATCH 48TSSOP

Detailed Description D-Type Transparent Latch 2 Channel 8:8 IC Tri-Stat

e 48-TSSOP



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



### **Purchase and inquiry**

Manufacturer Product Number:	Manufacturer:
74LVCH162373ADGG,1	Nexperia USA Inc.
Series:	Product Status:
74LVCH	Obsolete
Logic Type:	Circuit:
D-Type Transparent Latch	8:8
Output Type:	Voltage - Supply:
Tri-State	1.2V ~ 3.6V
Independent Circuits:	Delay Time - Propagation:
Independent Circuits:	Delay Time - Propagation:  3.3ns
2	3.3ns
2 Current - Output High, Low:	3.3ns Operating Temperature:
2 Current - Output High, Low: 12mA, 12mA	3.3ns Operating Temperature: -40°C ~ 125°C
Current - Output High, Low: 12mA, 12mA Mounting Type:	3.3ns  Operating Temperature: -40°C ~ 125°C  Package / Case:

### **Environmental & Export classification**

8542.39.0001

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	



16-bit D-type transparent latch; 30 Ohm series termination resistors; 5 V tolerant inputs/outputs; 3-state

Rev. 8 — 3 April 2024

**Product data sheet** 

### 1. General description

The 74LVC162373A and 74LVCH162373A are 16-bit D-type transparent latches with 30  $\Omega$  termination resistors and 3-state outputs. The 74LVCH162373A has separate D-type inputs with bus hold for each latch. Both devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. Both devices feature two latch enables (1LE and 2LE) and two output enables ( $\overline{10E}$  and  $\overline{20E}$ ), each controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When nLE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of nLE. A HIGH on  $\overline{nOE}$  causes the outputs to assume a high-impedance OFF-state. Operation of the  $\overline{nOE}$  input does not affect the state of the latches. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

These devices are fully specified for partial power down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing the potentially damaging backflow current through the devices when they are powered down.

#### 2. Features and benefits

- Overvoltage tolerant inputs to 5.5 V
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Multibyte flow-through standard pinout architecture
- Multiple low inductance supply pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold (74LVCH162373A only)
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Complies with JEDEC standard:
  - JESD8-7A (1.65 V to 1.95 V)
  - JESD8-5A (2.3 V to 2.7 V)
  - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C


### 3. Ordering information

#### Table 1. Ordering information

Table 1. Ordering inton	iiatioii								
Type number	Package	ackage							
	Temperature range	Name	Description	Version					
74LVC162373ADGG 74LVCH162373ADGG	-40 °C to +125 °C	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1					




### 4. Functional diagram



### 5. Pinning information

#### 5.1. Pinning



#### 5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1 <del>OE</del> , 2 <del>OE</del>	1, 24	output enable input (active LOW)
GND	4, 10, 15, 21, 28, 34, 39, 45	ground (0 V)
V <sub>CC</sub>	7, 18, 31, 42	supply voltage
1LE, 2LE	48, 25	latch enable input (active HIGH)
1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7	47, 46, 44, 43, 41, 40, 38, 37	data input
2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7	36, 35, 33, 32, 30, 29, 27, 26	data input
1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7	2, 3, 5, 6, 8, 9, 11, 12	data output
2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7	13, 14, 16, 17, 19, 20, 22, 23	data output

16-bit D-type transparent latch; 30 Ohm series termination resistors; 5 V tolerant inputs/outputs; 3-state

### 6. Functional description

#### Table 3. Functional table (per section of 8 bits)

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;

Z = high-impedance OFF-state.

Operating modes	Input		Internal Latch	Output nQn		
	nOE	nLE	nDn			
Enable and read register	L	Н	L	L	L	
(transparent mode)	L	Н	Н	Н	Н	
Latch and read register	L	L	I	L	L	
	L	L	h	Н	Н	
Latch register and disable outputs	Н	L	I	L	Z	
	Н	L	h	Н	Z	

### 7. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$		-	±50	mA
Vo	output voltage	output HIGH or LOW state	[2]	-0.5	V <sub>CC</sub> + 0.5	V
		output 3-state	[2]	-0.5	+6.5	V
Io	output current	V <sub>O</sub> = 0 V to V <sub>CC</sub>		-	±50	mA
I <sub>CC</sub>	supply current			-	100	mA
I <sub>GND</sub>	ground current			-100	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[3]	-	500	mW

- [1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.
- [2] The output voltage ratings may be exceeded if the output current ratings are observed.
- [3] For SOT362-1 (TSSOP48) packages: P<sub>tot</sub> derates linearly with 12.2 mW/K above 109 °C.

### 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW state	0	-	V <sub>CC</sub>	V
		output 3-state	0	-	5.5	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	0	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	0	-	10	ns/V

### 9. Static characteristics

#### **Table 6. Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	Unit	
		Min	Typ[1]	Max	Min	Max		
V <sub>IH</sub>	HIGH-level input	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>	-	-	0.65 × V <sub>CC</sub>	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
$V_{IL}$	LOW-level input	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35 × V <sub>CC</sub>	-	0.35 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
	output voltage	I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	V <sub>CC</sub> - 0.2	V <sub>CC</sub>	-	V <sub>CC</sub> - 0.3	-	V
		$I_O = -2 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_{O}$ = -4 mA; $V_{CC}$ = 2.3 V	1.7	-	-	1.55	-	V
		$I_{O}$ = -6 mA; $V_{CC}$ = 2.7 V	2.2	-	-	2.05	-	V
		$I_O = -12 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
$V_{OL}$	LOW-level output	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
	voltage	I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		$I_O = 2 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_{O}$ = 4 mA; $V_{CC}$ = 2.3 V	-	-	0.6	-	0.8	V
		$I_O = 6 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_{O}$ = 12 mA; $V_{CC}$ = 3.0 V	-	-	0.55	-	0.8	V
lı	input leakage current	V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 5.5 V or GND [2]	-	±0.1	±5	-	±20	μΑ
I <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL}; V_{CC} = 3.6 \text{ V}; V_O = 5.5 \text{ V or GND [2]}$	-	0.1	±5	-	±20	μΑ

#### 16-bit D-type transparent latch; 30 Ohm series termination resistors; 5 V tolerant inputs/outputs; 3-state

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	0.1	±10	-	±20	μA
I <sub>CC</sub>	supply current	$V_{CC}$ = 3.6 V; $V_I$ = $V_{CC}$ or GND; $I_O$ = 0 A	-	0.1	20	-	80	μA
Δl <sub>CC</sub>	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_1 = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}$	-	5	500	-	5000	μA
Cı	input capacitance	$V_{CC}$ = 0 V to 3.6 V; V <sub>I</sub> = GND to $V_{CC}$	-	5.0	-	-	-	pF
I <sub>BHL</sub>	bus hold LOW	V <sub>CC</sub> = 1.65; V <sub>I</sub> = 0.58 V [3][4]	10	-	-	10	-	μA
	current	V <sub>CC</sub> = 2.3; V <sub>I</sub> = 0.7 V	30	-	-	25	-	μA
		V <sub>CC</sub> = 3.0; V <sub>I</sub> = 0.8 V	75	-	-	60	-	μA
I <sub>BHH</sub>	bus hold HIGH	V <sub>CC</sub> = 1.65; V <sub>I</sub> = 1.07 V [3][4]	-10	-	-	-10	-	μA
	current	V <sub>CC</sub> = 2.3; V <sub>I</sub> = 1.7 V	-30	-	-	-25	-	μA
		V <sub>CC</sub> = 3.0; V <sub>I</sub> = 2.0 V	-75	-	-	-60	-	μA
I <sub>BHLO</sub>	bus hold LOW	V <sub>CC</sub> = 1.95 V [3][5]	200	-	-	200	-	μA
	overdrive current	V <sub>CC</sub> = 2.7 V	300	-	-	300	-	μΑ
		V <sub>CC</sub> = 3.6 V	500	-	-	500	-	μA
I <sub>внно</sub>	bus hold HIGH	V <sub>CC</sub> = 1.95 V [3][5]	-200	-	-	-200	-	μΑ
	overdrive current	V <sub>CC</sub> = 2.7 V	-300	-	-	-300	-	μΑ
		V <sub>CC</sub> = 3.6 V	-500	-	-	-500	-	μΑ

- [1] All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.
- The bus hold circuit is switched off when  $V_1 > V_{CC}$  allowing 5.5 V on the input pin.
- [3] Valid for data inputs (74LVCH162373A) only; control inputs do not have a bus hold circuit.
- [4] The specified sustaining current at the data inputs holds the input below the specified V<sub>I</sub> level.
- [5] The specified overdrive current at the data input forces the data input to the opposite logic input state.

### 10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 9.

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	nDn to nQn; see Fig. 5 [2]						
		V <sub>CC</sub> = 1.2 V	-	12	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	6.6	15.0	1.5	17.2	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.0	3.5	7.4	1.0	8.5	ns
		V <sub>CC</sub> = 2.7 V	1.5	3.5	6.7	1.5	8.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	3.0	5.9	1.0	7.5	ns
		nLE to nQn; see Fig. 6						
		V <sub>CC</sub> = 1.2 V	-	14	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V	2.4	7.6	16.0	2.4	18.5	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	4.0	7.9	1.7	9.1	ns
		V <sub>CC</sub> = 2.7 V	1.5	3.7	7.0	1.5	9.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	3.4	6.1	1.5	8.0	ns

#### 16-bit D-type transparent latch; 30 Ohm series termination resistors; 5 V tolerant inputs/outputs; 3-state


Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to	Unit	
				Min	Typ[1]	Max	Min	Max	
t <sub>en</sub>	enable time	nOE to nQn; see Fig. 7	[2]						
		V <sub>CC</sub> = 1.2 V		-	18	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V		1.7	7.1	15.6	1.7	17.9	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		1.5	4.0	8.2	1.5	9.4	ns
		V <sub>CC</sub> = 2.7 V		1.5	4.2	7.5	1.5	9.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		1.0	3.2	6.1	1.0	8.0	ns
t <sub>dis</sub>	disable time	nOE to nQn; see Fig. 7	[2]						
		V <sub>CC</sub> = 1.2 V		-	11	-	-	-	ns
		V <sub>CC</sub> = 1.65 V		2.5	4.2	8.5	2.5	9.8	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		1.0	2.3	4.6	1.0	5.3	ns
		V <sub>CC</sub> = 2.7 V		1.5	3.2	4.8	1.5	6.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		1.5	2.9	4.6	1.5	6.0	ns
t <sub>W</sub>	pulse width	nLE HIGH; see Fig. 6							
		V <sub>CC</sub> = 1.65 V to 1.95 V		5.0	-	-	5.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		4.0	-	-	4.0	-	ns
		V <sub>CC</sub> = 2.7 V		3.0	-	-	3.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		3.0	2.0	-	3.0	-	ns
t <sub>su</sub>	set-up time	nDn to nLE; see Fig. 8							
		V <sub>CC</sub> = 1.65 V to 1.95 V		3.0	-	-	3.0	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		2.5	-	-	2.5	-	ns
		V <sub>CC</sub> = 2.7 V		2.0	-	-	2.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		2.0	1.0	-	2.0	-	ns
t <sub>h</sub>	hold time	nDn to nLE; see Fig. 8							
		V <sub>CC</sub> = 1.65 V to 1.95 V		2.5	-	-	2.5	-	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		2.0	-	-	2.0	-	ns
		V <sub>CC</sub> = 2.7 V		0.9	-	-	0.9	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		+0.9	-1.0	-	+0.9	-	ns
t <sub>sk(o)</sub>	output skew time	V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	-	1.0	-	1.5	ns
C <sub>PD</sub>	power dissipation	per input; V <sub>I</sub> = GND to V <sub>CC</sub>	[4]						
	capacitance	V <sub>CC</sub> = 1.65 V to 1.95 V		-	10.8	-	-	-	pF
		V <sub>CC</sub> = 2.3 V to 2.7 V		-	13.0	-	-	-	pF
		V <sub>CC</sub> = 3.0 V to 3.6 V		-	15.0	-	-	-	pF

- [1] Typical values are measured at  $T_{amb} = 25$  °C and  $V_{CC} = 1.2$  V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
- $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
  - $t_{\text{en}}$  is the same as  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$ .
- $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .

  [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W).  $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

  - f<sub>i</sub> = input frequency in MHz; f<sub>o</sub> = output frequency in MHz
  - C<sub>I</sub> = output load capacitance in pF
  - V<sub>CC</sub> = supply voltage in Volts
  - N = number of inputs switching
  - $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs


#### 10.1. Waveforms and test circuit



Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.


Fig. 5. Input (nDn) to output (nQn) propagation delays



Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Fig. 6. Latch enable (nLE) pulse width, and the latch enable input to output (nQn) propagation delays




Measurement points are given in <u>Table 8</u>.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Fig. 7. 3-state enable and disable times

#### 16-bit D-type transparent latch; 30 Ohm series termination resistors; 5 V tolerant inputs/outputs; 3-state




Measurement points are given in Table 8.


The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 8. Data set-up and hold times for the nDn input to the nLE input

**Table 8. Measurement points** 

Supply voltage	Input		Output	Output				
V <sub>CC</sub>	VI	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>			
1.2 V	V <sub>CC</sub>	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> - 0.15 V			
1.65 V to 1.95 V	V <sub>CC</sub>	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> - 0.15 V			
2.3 V to 2.7 V	V <sub>CC</sub>	0.5 x V <sub>CC</sub>	0.5 x V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> - 0.15 V			
2.7 V	2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> - 0.3 V			
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> - 0.3 V			





Test data is given in Table 9.

Definitions for test circuit:

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

V<sub>EXT</sub> = External voltage for measuring switching times.

#### Fig. 9. Test circuit for measuring switching times

### Nexperia

### 74LVC162373A; 74LVCH162373A

### 16-bit D-type transparent latch; 30 Ohm series termination resistors; 5 V tolerant inputs/outputs; 3-state

#### Table 9. Test data

Supply voltage	Input		Load	Load		V <sub>EXT</sub>		
	V <sub>I</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>	
1.2 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ	open	2 x V <sub>CC</sub>	GND	
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ	open	2 x V <sub>CC</sub>	GND	
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2 ns	30 pF	500 Ω	open	2 x V <sub>CC</sub>	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	2 x V <sub>CC</sub>	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	2 x V <sub>CC</sub>	GND	

### 11. Package outline




Fig. 10. Package outline SOT362-1 (TSSOP48)

16-bit D-type transparent latch; 30 Ohm series termination resistors; 5 V tolerant inputs/outputs; 3-state

### 12. Abbreviations

#### **Table 10. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
TTL	Transistor-Transistor Logic

### 13. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC_LVCH162373A v.8	20240403	Product data sheet	-	74LVC_LVCH162373A v.7		
Modifications:	Fig. 10: Updated package outline drawing SOT362-1 (TSSOP48).					
74LVC_LVCH162373A v.7	20230801	Product data sheet	-	74LVC_LVCH162373A v.6		
Modifications:	<u>Section 2</u> : ESD specification updated according to the latest JEDEC standard.					
74LVC_LVCH162373A v.6	20210916	Product data sheet	-	74LVC_LVCH162373A v.5		
Modifications:	<ul> <li>Type number 74LVCH162373ADL (SOT370-1/SSOP48) removed.</li> <li>Section 1 and Section 2 updated.</li> </ul>					
74LVC_LVCH162373A v.5	20210414	Product data sheet	-	74LVC_LVCH162373A v.4		
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Type number 74LVC162373ADL (SOT370-1/SSOP48) removed.</li> <li>Section 7: Derating values for P<sub>tot</sub> total power dissipation have been updated.</li> <li>Fig. 10: Package outline drawing of SOT362-1/TSSOP48 has changed.</li> </ul>					
74LVC_LVCH162373A v.4	20130514	Product data sheet	-	74LVC_LVCH162373A v.3		
Modifications:	Type numbers: 74LVC162373ADGG and 74LVC162373ADL added.					
74LVC_LVCH162373A v.3	20130118	Product data sheet	-	74LVC_LVCH162373A v.2		
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage ranges.</li> </ul>					
74LVC_LVCH162373A v.2	20040205	Product specification	-	74LVC_LVCH162373A v.1		
74LVC_LVCH162373A v.1	19980805	Product specification	-	-		

#### 16-bit D-type transparent latch; 30 Ohm series termination resistors; 5 V tolerant inputs/outputs; 3-state

#### 14. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### **Nexperia**

### 74LVC162373A; 74LVCH162373A

16-bit D-type transparent latch; 30 Ohm series termination resistors; 5 V tolerant inputs/outputs; 3-state

#### **Contents**

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	4
7. Limiting values	4
8. Recommended operating conditions	5
9. Static characteristics	5
10. Dynamic characteristics	
10.1. Waveforms and test circuit	8
11. Package outline	11
12. Abbreviations	
13. Revision history	12
14. Legal information	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 3 April 2024

<sup>©</sup> Nexperia B.V. 2024. All rights reserved



### **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935