


# 74HC4046AD,653 Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number 74HC4046AD,653-DG

Manufacturer NXP Semiconductors

Manufacturer Product Number 74HC4046AD,653

Description NEXPERIA 74HC4046AD - PLL FREQUE

Detailed Description Phase Lock Loop (PLL) IC 21MHz 1 16-SOIC (0.154",

3.90mm Width)



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



## **Purchase and inquiry**

Manufacturer Product Number:	Manufacturer:
74HC4046AD,653	NXP Semiconductors
Series:	Product Status:
74HC	Active
DiGi-Electronics Programmable:	Type:
Not Verified	Phase Lock Loop (PLL)
PLL:	Input:
Yes	Clock
Output:	Number of Circuits:
Clock	1
Differential - Input:Output:	Frequency - Max:
No/No	21MHz
Divider/Multiplier:	Voltage - Supply:
No/No	3V ~ 6V
Operating Temperature:	Mounting Type:
-40°C ~ 125°C	Surface Mount
Package / Case:	Supplier Device Package:
16-SOIC (0.154", 3.90mm Width)	16-50
Base Product Number:	
74HC4046	

## **Environmental & Export classification**

Moisture Sensitivity Level (MSL):	REACH Status:
1 (Unlimited)	REACH Unaffected
ECCN:	HTSUS:
EAR99	8542.39.0001

### 1. General description

The 74HC4046A; 74HCT4046A is a high-speed Si-gate CMOS device. It is specified in compliance with JEDEC standard no 7A.

### 2. Features and benefits

- Low power consumption
- VCO-Inhibit control for ON/OFF keying and for low standby power consumption
- Center frequency up to 17 MHz (typical) at V<sub>CC</sub> = 4.5 V
- · Choice of three phase comparators:
  - PC1: EXCLUSIVE-OR
  - PC2: Edge-triggered J-K flip-flop
  - PC3: Edge-triggered RS flip-flop
- Excellent Voltage Controlled Oscillator (VCO) linearity
- Low frequency drift with supply voltage and temperature variations
- · Operating power supply voltage range:
  - VCO section 3.0 V to 6.0 V
  - Digital section 2.0 V to 6.0 V
- Zero voltage offset due to operational amplifier buffering
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

## 3. Applications

- · FM modulation and demodulation
- · Frequency synthesis and multiplication
- · Frequency discrimination
- · Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control




## 4. Ordering information


**Table 1. Ordering information** 

Type number	Package		
	Name	Description	Version
74HC4046AD 74HCT4046AD	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC4046APW 74HCT4046APW	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1


## 5. Block diagram



## 6. Functional diagram




### Phase-locked loop with VCO



## 7. Pinning information

### 7.1. Pinning



### 7.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
PCP_OUT	1	phase comparator pulse output
PC1_OUT	2	phase comparator 1 output
COMP_IN	3	comparator input
VCO_OUT	4	VCO output
INH	5	inhibit input
C1A	6	capacitor C1 connection A
C1B	7	capacitor C1 connection B
GND	8	ground (0 V)
VCO_IN	9	VCO input
DEM_OUT	10	demodulator output
R1	11	resistor R1 connection
R2	12	resistor R2 connection
PC2_OUT	13	phase comparator 2 output
SIG_IN	14	signal input
PC3_OUT	15	phase comparator 3 output
V <sub>CC</sub>	16	supply voltage

Phase-locked loop with VCO

### 8. Functional description

The 74HC4046A; 74HCT4046A is a phase-locked-loop circuit that comprises a linear VCO and three different phase comparators (PC1, PC2 and PC3). It has a common signal input amplifier and a common comparator input (see Fig. 1). The signal input can be directly coupled to a large voltage signal, or indirectly coupled (with a series capacitor) to a small voltage signal. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 74HC4046A; 74HCT4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op amp techniques.

#### 8.1. VCO

The VCO requires one external capacitor C1 (between pins C1A and C1B) and one external resistor R1 (between pins R1 and GND). Alternatively, it requires two external resistors R1 and R2 (between pins R1 and GND, and R2 and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if necessary (see Fig. 4).

The high input impedance of the VCO simplifies the design of the low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin DEM\_OUT. In contrast to conventional techniques, where the DEM\_OUT voltage is one threshold voltage lower than the VCO input voltage, the DEM\_OUT voltage equals the VCO input. If DEM\_OUT is used, a series resistor ( $R_s$ ) should be connected from pin DEM\_OUT to GND. If unused, DEM\_OUT should be left open. The VCO output (pin VCO\_OUT) can be connected directly to the comparator input (pin COMP\_IN) or connected via a frequency divider. When the VCO input DC level is held constant, the VCO output signal has a duty cycle of 50 % (maximum expected deviation 1 %). A LOW-level at the inhibit input (pin INH) enables the VCO and demodulator, while a HIGH-level turns off both to minimize standby power consumption.

The only difference between the 74HC4046A and 74HCT4046A is the input level specification of the INH input. A HIGH on the INH input disables the VCO section. The input level specification for the SIG\_IN and COMP\_IN inputs are identical for both 74HC4046A and 74HCT4046A.

#### 8.2. Phase comparators

The input signal can be coupled to the self-biasing amplifier at pin SIG\_IN, when the signal swing is between the standard HC/T family input logic levels. Capacitive coupling is required for signals with smaller swings.

#### 8.2.1. Phase Comparator 1 (PC1)

This circuit is an EXCLUSIVE-OR network. The signal and comparator input frequencies ( $f_i$ ) must have a 50 % duty cycle to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ( $f_r = 2f_i$ ) is suppressed, is:

$$V_{DEM\_OUT} = \frac{V_{CC}}{\pi} (\Phi_{SIG\_IN} - \Phi_{COMP\_IN})$$

where:

- V<sub>DEM\_OUT</sub> is the demodulator output at pin DEM\_OUT
- V<sub>DEM\_OUT</sub> = V<sub>PC1\_OUT</sub> (via low-pass filter)

The phase comparator gain is:  $K_p = \frac{V_{CC}}{\pi} (V/rad)$ 

#### Phase-locked loop with VCO

PC1 is fed to the VCO input via the low-pass filter and provided at the demodulator output at pin DEM\_OUT ( $V_{DEM\_OUT}$ ). The average output voltage from PC1 is the result of the phase differences of signals (SIG\_IN) and the comparator input (COMP\_IN). These phase differences are shown in Fig. 5. The average of  $V_{DEM\_OUT}$  is equal to  $0.5V_{CC}$  when no signal or noise is present at SIG\_IN. Using this input, the VCO oscillates at the center frequency ( $f_0$ ). Typical waveforms for the PC1 loop locked at  $f_0$  are shown in Fig. 6.

The frequency capture range  $(2f_c)$  is defined as the frequency range of input signals on which the PLL locks when it was initially out-of-lock. The frequency lock range  $(2f_L)$  is the frequency range of the input signals on which the loop stays locked when it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration remains locked even with very noisy input signals. Typical behavior of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.





Fig. 5. Phase comparator 1; average output voltage as a function of input phase difference



Phase-locked loop with VCO

#### 8.2.2. Phase Comparator 2 (PC2)

PC2 is a positive edge-triggered phase and frequency detector. When the PLL uses this comparator, positive signal transitions control the loop and the duty cycles of SIG\_IN and COMP\_IN are not important. PC2 comprises two D-type flip-flops, control gating and a 3-state output stage. The circuit functions as an up-down counter (see Fig. 4) where SIG\_IN causes an up-count and COMP\_IN a down count. The transfer function of PC2, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

$$V_{DEM\_OUT} = \frac{V_{CC}}{4\pi} (\Phi_{SIG\_IN} - \Phi_{COMP\_IN})$$

where:

- V<sub>DEM\_OUT</sub> is the demodulator output at pin DEM\_OUT
- V<sub>DEM OUT</sub> = V<sub>PC2 OUT</sub> (via low-pass filter)

The phase comparator gain is:  $K_p = \frac{V_{CC}}{4\pi}(V/rad)$ 

 $V_{\text{DEM\_OUT}}$  is the resultant of the initial phase differences of SIG\_IN and COMP\_IN as shown in Fig. 7. Typical waveforms for the PC2 loop locked at  $f_o$  are shown in Fig. 8.

When the SIG\_IN and COMP\_IN frequencies are equal but the phase of SIG\_IN leads that of COMP\_IN, the p-type output driver at PC2\_OUT is held 'ON'. The time that it is held 'ON' corresponds with the phase difference ( $\Phi_{DEM_OUT}$ ). When the phase of SIG\_IN lags that of COMP\_IN, the n-type driver is held 'ON'.

When the SIG\_IN frequency is higher than the COMP\_IN frequency, the p-type output driver is held 'ON' for most of the input signal cycle time. For the remainder of the cycle time, both n- and p-type drivers are 'OFF' (3-state). If the SIG\_IN frequency is lower than the COMP\_IN frequency, the n-type driver is held 'ON' for most of the cycle. The voltage at capacitor (C2) of the low-pass filter, connected to PC2\_OUT, varies until the phase and frequency of the signal and comparator inputs are equal. At this stable point, the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO\_IN input is in a high-impedance state. In this condition, the signal at the phase comparator pulse output (PCP\_OUT) is a HIGH level and can be used for indicating a locked condition.

Thus for PC2 no phase difference exists between SIG\_IN and COMP\_IN over the full frequency range of the VCO. The power dissipation due to the low-pass filter is reduced because both n- and p-type output drivers are 'OFF' for most of the signal input cycle. The PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG\_IN the VCO adjust, via PC2, to its lowest frequency.

#### Phase-locked loop with VCO





Fig. 7. Phase comparator 2; average output voltage as a function of input phase difference



### 8.2.3. Phase Comparator 3 (PC3)

PC3 is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, positive signal transitions control the loop and the duty factors of SIG\_IN and COMP\_IN are not important. The transfer characteristic of PC3, assuming ripple  $(f_r = f_i)$  is suppressed, is:

$$V_{DEM\_OUT} = \frac{V_{CC}}{2\pi} (\Phi_{SIG\_IN} - \Phi_{COMP\_IN})$$

where:


- V<sub>DEM</sub> OUT is the demodulator output at pin DEM\_OUT
- V<sub>DEM</sub> OUT = V<sub>PC3</sub> OUT (via low-pass filter)


The phase comparator gain is:  $K_p = \frac{V_{CC}}{2\pi} (V/rad)$ 

#### Phase-locked loop with VCO

PC3 is fed to the VCO via the low-pass filter and present at the demodulator output at pin DEM\_OUT. The average output from PC3 is the resultant of the phase differences of SIG\_IN and COMP\_IN, see Fig. 9. Typical waveforms for the PC3 loop locked at  $f_0$  are shown in Fig. 10.

The phase-to-output response characteristic of PC3 (Fig. 9) differs from PC2 in that the phase angle between SIG\_IN and COMP\_IN varies between 0° and 360°. It is 180° at the center frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences. As a result, the ripple content of the VCO input signal is higher. The PLL lock range for this type of phase comparator and the capture range are dependent on the low-pass filter. With no signal present at SIG\_IN, the VCO adjusts to its lowest frequency via PC3.





Phase-locked loop with VCO

## 9. Limiting values

#### Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
Io	output current	-0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V	-	±25	mA
I <sub>CC</sub>	supply current		-	+50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$ [1]	-	500	mW

<sup>[1]</sup> For SOT109-1 (SO16) package:  $P_{tot}$  derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package:  $P_{tot}$  derates linearly with 8.5 mW/K above 91 °C.

## 10. Recommended operating conditions

**Table 4. Recommended operating conditions** 

Symbol	Parameter	Conditions	74HC4046A			74	Unit		
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		3.0	5.0	6.0	4.5	5.0	5.5	V
		when VCO is not used	2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Δt/ΔV	input transition rise and	pin INH							
	fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C

Phase-locked loop with VCO

## 11. Static characteristics

### 11.1. Static characteristics 74HC4046A

Table 5. Static characteristics 74HC4046A

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C				Unit
			Min	Тур	Max	Min	Max	Min	Max	
Phase c	omparator sect	ion								
V <sub>IH</sub>	HIGH-level	SIG_IN, COMP_IN; DC coupled								
	input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	SIG_IN, COMP_IN; DC coupled								
	input voltage	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	PCP_OUT, PCn_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O}$ = -5.2 mA; $V_{CC}$ = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	PCP_OUT, PCn_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage	SIG_IN, COMP_IN; V <sub>I</sub> = V <sub>CC</sub> or GND								
	current	V <sub>CC</sub> = 2.0 V	-	-	±3	-	±4	-	±5	μA
		V <sub>CC</sub> = 3.0 V	-	-	±7	-	±9	-	±11	μΑ
		V <sub>CC</sub> = 4.5 V	-	-	±18	-	±23	-	±27	μΑ
		V <sub>CC</sub> = 6.0 V	-	-	±30	-	±38	-	±45	μΑ
I <sub>OZ</sub>	OFF-state	PC2_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>O</sub> = V <sub>CC</sub> or GND								
	output current	V <sub>CC</sub> = 6.0 V	-	-	±0.5	-	±5	-	±10	μA
R <sub>I</sub>	input resistance	SIG_IN, COMP_IN; $V_I$ at self-bias operating point; $\Delta V_I = 0.5 \text{ V}$ ; see Fig. 11, Fig. 12 and Fig. 13								
		V <sub>CC</sub> = 3.0 V	-	800	-	-	-	-	-	kΩ
		V <sub>CC</sub> = 4.5 V	-	250	-	-	-	-	-	kΩ
		V <sub>CC</sub> = 6.0 V	-	150	-	-	-	-	-	kΩ

### Phase-locked loop with VCO

Symbol	Parameter	Conditions			25 °C			°C to	-40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	Max	
VCO sec	ction										
V <sub>IH</sub>	HIGH-level	INH									
	input voltage	V <sub>CC</sub> = 3.0 V		2.1	1.7	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 4.5 V		3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V		4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	INH									
	input voltage	V <sub>CC</sub> = 3.0 V		-	1.3	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 4.5 V		-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V		-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>									
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 3.0 V		2.9	3.0	-	2.9	-	2.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V		4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V		5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 4.5 V		3.98	4.32	-	3.84	-	3.7	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V		5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>									
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 3.0 V		-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V		-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V		-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V		-	0.15	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V		-	0.16	0.26	-	0.33	-	0.4	V
		C1A, C1B; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>									
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V		-	-	0.40	-	0.47	-	0.54	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V		-	-	0.40	-	0.47	-	0.54	V
I <sub>I</sub>	input leakage	INH, VCO_IN; V <sub>I</sub> = V <sub>CC</sub> or GND									
	current	V <sub>CC</sub> = 6.0 V		-	-	±0.1	-	±1	-	±1	μΑ
R1	resistor 1	V <sub>CC</sub> = 3.0 V to 6.0 V	[1]	3	-	300	-	-	-	-	kΩ
R2	resistor 2	V <sub>CC</sub> = 3.0 V to 6.0 V	[1]	3	-	300	-	-	-	-	kΩ
C1	capacitor 1	V <sub>CC</sub> = 3.0 V to 6.0 V		40	-	no limit	-	-	-	-	pF
V <sub>VCO_IN</sub>	input voltage on pin VCO_IN	VCO_IN; over the range specified for R1; for linearity see Fig. 21 and Fig. 22									
		V <sub>CC</sub> = 3.0 V		1.1	-	1.9	-	-	-	-	V
		V <sub>CC</sub> = 4.5 V		1.1	-	3.4	-	-	-	-	V
		V <sub>CC</sub> = 6.0 V		1.1	-	4.9	-	-	-	-	V

### Phase-locked loop with VCO

Symbol	Parameter	Conditions		25 °C		25 °C		25 °C		25 °C		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max									
Demodu	lator section																	
R <sub>s</sub>	series resistance	at R $_{\rm s}$ > 300 k $\Omega$ , the leakage current can influence V $_{\rm DEM\_OUT}$																
		V <sub>CC</sub> = 3.0 V to 6.0 V	50	-	300	-	-	-	-	kΩ								
V <sub>offset</sub>	offset voltage	VCO_IN to DEM_OUT; $V_I = V_{VCO\_IN} = 0.5V_{CC}$ ; values taken over $R_s$ range; see Fig. 14																
		V <sub>CC</sub> = 3.0 V	-	±30	-	-	-	-	-	mV								
		V <sub>CC</sub> = 4.5 V	-	±20	-	-	-	-	-	mV								
		V <sub>CC</sub> = 6.0 V	-	±10	-	-	-	-	-	mV								
R <sub>dyn</sub>	dynamic	DEM_OUT; V <sub>DEM_OUT</sub> = 0.5V <sub>CC</sub>																
	resistance	V <sub>CC</sub> = 3.0 V to 6.0 V	-	25	-	-	-	-	-	Ω								
General	1		'	'	'	'	'		'									
I <sub>CC</sub>	supply current	VCO disabled; COMP_IN, INH and SIG_IN at V <sub>CC</sub> ; VCO_IN at GND; I <sub>I</sub> at pins COMP_IN and SIGN_IN to be excluded																
		V <sub>CC</sub> = 6.0 V	-	-	8	-	80	-	160	μΑ								
C <sub>I</sub>	input capacitance	INH	-	3.5	-	-	-	-	-	pF								

<sup>[1]</sup> The parallel value of R1 and R2 should be more than 2.7 k $\Omega$ . Optimum performance is achieved when R1 and/or R2 are/is > 10 k $\Omega$ .

### 11.2. Static characteristics 74HCT4046A

Table 6. Static characteristics 74HCT4046A

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C			°C to 5 °C	-	°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
Phase co	omparator section	on	<u> </u>							•
V <sub>IH</sub>	HIGH-level	SIG_IN, COMP_IN; DC coupled								
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
V <sub>IL</sub>	LOW-level	SIG_IN, COMP_IN; DC coupled								
	input voltage	V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
V <sub>OH</sub>	HIGH-level	PCP_OUT, PCn_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4 μA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	PCP_OUT, PCn_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
Iı	input leakage	SIG_IN, COMP_IN; V <sub>I</sub> = V <sub>CC</sub> or GND								
	current	V <sub>CC</sub> = 5.5 V	-	-	±30	-	±38	-	±45	μΑ
l <sub>OZ</sub>	OFF-state output current	PC2_OUT; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND								
		V <sub>CC</sub> = 5.5 V	-	-	±0.5	-	±5	-	±10	μA

### Phase-locked loop with VCO

Symbol	Parameter	Conditions		25 °C			°C to		°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	1
R <sub>I</sub>	input resistance	SIG_IN, COMP_IN; V <sub>I</sub> at self-bias operating point; $\Delta V_I = 0.5 \text{ V}$ ; see Fig. 11, Fig. 12 and Fig. 13								
		V <sub>CC</sub> = 4.5 V	-	250	-	-	-	-	-	kΩ
VCO sec	tion			'					'	
V <sub>IH</sub>	HIGH-level	INH								
	input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level	INH								
	input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	_	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		C1A, C1B; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	-	0.40	-	0.47	-	0.54	V
I <sub>I</sub>	input leakage current	INH, VCO_IN; V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = V <sub>CC</sub> or GND	-	-	±0.1	-	±1	-	±1	μΑ
R1	resistor 1	V <sub>CC</sub> = 4.5 V [1]	3	-	300	-	-	-	-	kΩ
R2	resistor 2	$V_{CC} = 4.5 \text{ V}$ [1]	3	-	300	-	-	-	-	kΩ
C1	capacitor 1	V <sub>CC</sub> = 4.5 V	40	-	no limit	-	-	-	-	pF
V <sub>VCO_IN</sub>	input voltage on pin VCO_IN	VCO_IN; over the range specified for R1; for linearity see Fig. 21 and Fig. 22								
		V <sub>CC</sub> = 4.5 V	1.1	-	3.4	-	-	-	-	V
Demodu	lator section									
R <sub>s</sub>	series resistance	at $R_s$ > 300 k $\!\Omega$ , the leakage current can influence $V_{DEM\_OUT}$								
		V <sub>CC</sub> = 4.5 V	50	-	300	-	-	-	-	kΩ
V <sub>offset</sub>	offset voltage	VCO_IN to DEM_OUT; $V_I = V_{VCO\_IN} = 0.5V_{CC}$ ; values taken over $R_s$ range; see Fig. 14								
		V <sub>CC</sub> = 4.5 V	-	±20	-	-	-	-	-	mV
R <sub>dyn</sub>	dynamic	DEM_OUT; V <sub>DEM OUT</sub> = 0.5V <sub>CC</sub>								
,	resistance	V <sub>CC</sub> = 4.5 V	-	25	-	-	-	-	-	Ω
General										
I <sub>CC</sub>	supply current	VCO disabled; COMP_IN, INH and SIG_IN at V <sub>CC</sub> ; VCO_IN at GND; I <sub>I</sub> at pins COMP_IN and SIGN_IN to be excluded								
		V <sub>CC</sub> = 6 V	-	-	8	-	80	-	160	μΑ

#### Phase-locked loop with VCO

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
ΔI <sub>CC</sub>	additional supply current	INH; V <sub>I</sub> = V <sub>CC</sub> - 2.1 V; COMP_IN and SIG_IN at V <sub>CC</sub> ; VCO_IN at GND; I <sub>I</sub> at pins COMP_IN and SIGN_IN to be excluded								
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	100	360	-	450	-	490	μA
Cı	input capacitance	INH	-	3.5	-	-	-	-	-	pF

<sup>[1]</sup> The parallel value of R1 and R2 should be more than 2.7 k $\Omega$ . Optimum performance is achieved when R1 and/or R2 are/is > 10 k $\Omega$ .

### 11.3. Graphs




Fig. 11. Typical input resistance curve at SIG\_IN and COMP\_IN




Fig. 12. Input resistance at SIG\_IN, COMP\_IN with  $\Delta V_I = 0.5 \text{ V}$  at self-bias point




Fig. 13. Input current at SIG\_IN, COMP\_IN with  $\Delta V_I = 0.5 \text{ V}$  at self-bias point




Fig. 14. Offset voltage at demodulator output as a function of  $V_{VCO\ IN}$  and  $R_s$ 

## 12. Dynamic characteristics

### 12.1. Dynamic characteristics 74HC4046A

Table 7. Dynamic characteristics 74HC4046A

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$ 

Symbol	Parameter	Conditions			25 °C			-40 °C to +85 °C			-40 °C to +125 °C	
					Тур	Max	Min	Тур	Max	Min	Max	
Phase c	omparator sec	ction										
t <sub>pd</sub> propagation delay		SIG_IN, COMP_IN to PC1_OUT; see Fig. 15	[1]									
		V <sub>CC</sub> = 2.0 V		-	63	200	-	-	250	-	300	ns
		V <sub>CC</sub> = 4.5 V		-	23	40	-	-	50	-	60	ns
		V <sub>CC</sub> = 6.0 V		-	18	34	-	-	43	-	51	ns
		SIG_IN, COMP_IN to PCP_OUT; see Fig. 15	[1]									
		V <sub>CC</sub> = 2.0 V		-	96	340	-	-	425	-	510	ns
		V <sub>CC</sub> = 4.5 V		-	35	68	-	-	85	-	102	ns
		V <sub>CC</sub> = 6.0 V		-	28	58	-	-	72	-	87	ns
		SIG_IN, COMP_IN to PC3_OUT; see Fig. 15	[1]									
		V <sub>CC</sub> = 2.0 V		-	77	270	-	-	340	-	405	ns
		V <sub>CC</sub> = 4.5 V		-	28	54	-	-	68	-	81	ns
		V <sub>CC</sub> = 6.0 V		-	22	46	-	-	58	-	69	ns
t <sub>en</sub>	enable time	SIG_IN, COMP_IN to PC2_OUT; see Fig. 16	[1]									
		V <sub>CC</sub> = 2.0 V		-	83	280	-	-	350	-	420	ns
		V <sub>CC</sub> = 4.5 V		-	30	56	-	-	70	-	84	ns
		V <sub>CC</sub> = 6.0 V		-	24	48	-	-	60	-	71	ns
t <sub>dis</sub>	disable time	SIG_IN, COMP_IN to PC2_OUT; see Fig. 16	[1]									
		V <sub>CC</sub> = 2.0 V		-	99	325	-	-	405	-	490	ns
		V <sub>CC</sub> = 4.5 V		-	36	65	-	-	81	-	98	ns
		V <sub>CC</sub> = 6.0 V		-	29	55	-	-	69	-	83	ns
t <sub>t</sub>	transition time	PC1_OUT, PC3_OUT, PCP_OUT; see Fig. 15	[1]									
		V <sub>CC</sub> = 2.0 V		-	19	75	-	-	95	-	110	ns
		V <sub>CC</sub> = 4.5 V		-	7	15	-	-	19	-	22	ns
		V <sub>CC</sub> = 6.0 V		-	6	13	-	-	16	-	19	ns
$V_{i(p-p)}$	peak-to-peak input voltage	SIGN_IN, COMP_IN; AC coupled; f <sub>i</sub> = 1 MHz										
		V <sub>CC</sub> = 2.0 V		-	9	-	-	-	-	-	-	mV
		V <sub>CC</sub> = 3.0 V		-	11	-	-	-	-	-	-	mV
		V <sub>CC</sub> = 4.5 V		-	15	-	-	-	-	-	-	mV
		V <sub>CC</sub> = 6.0 V		-	33	-	-	-	-	-	-	mV

### Phase-locked loop with VCO

Symbol	Parameter	eter Conditions			25 °C		-40 °C to +85 °C			-40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Тур	Max	Min	Max	
VCO sec	ction		'		•							
f <sub>0</sub>	center frequency	$V_{VCO\_IN}$ = 0.5 $V_{CC}$ ; duty cycle = 50 %; R1 = 3 kΩ; R2 = $\infty$ Ω; C1 = 40 pF; see Fig. 19 and Fig. 20										
		V <sub>CC</sub> = 3.0 V		7.0	10.0	-	-	-	-	-	-	MHz
		V <sub>CC</sub> = 4.5 V		11.0	17.0	-	-	-	-	-	-	MHz
		V <sub>CC</sub> = 5.0 V		-	19.0	-	-	-	-	-	-	MHz
		V <sub>CC</sub> = 6.0 V		13.0	21.0	-	-	-	-	-	-	MHz
∆f/f	relative frequency variation	R1 = 100 k $\Omega$ ; R2 = $\infty$ $\Omega$ ; C1 = 100 pF; see Fig. 21 and Fig. 22										
		V <sub>CC</sub> = 3.0 V		-	1.0	-	-	-	-	-	-	%
		V <sub>CC</sub> = 4.5 V		-	0.4	-	-	-	-	-	-	%
		V <sub>CC</sub> = 6.0 V		-	0.3	-	-	-	-	-	-	%
Δf/ΔΤ	frequency variation with temperature	$V_{VCO\_IN} = 0.5V_{CC}$ ; R1 = 100 kΩ; R2 = $\infty$ Ω; C1 = 100 pF; see Fig. 17 and Fig. 18										
		V <sub>CC</sub> = 3.0 V		-	-	-	-	0.20	-	-	-	%/K
		V <sub>CC</sub> = 4.5 V		-	-	-	-	0.15	-	-	-	%/K
		V <sub>CC</sub> = 6.0 V		-	-	-	-	0.14	-	-	-	%/K
δ	duty cycle	VCO_OUT; V <sub>CC</sub> = 3.0 V to 6.0 V		-	50	-	-	-	-	-	-	%
General	'											
C <sub>PD</sub>	power dissipation capacitance		[2] [3]	-	24	-	-	-	-	-	-	pF

 $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .  $t_{t}$  is the same as  $t_{TLH}$  and  $t_{THL}$ .

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$$
 where:

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = total load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 

Applies to the phase comparator section only (VCO disabled). For power dissipation of the VCO and demodulator sections, see Fig. 23, Fig. 24 and Fig. 25
 C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).

### 12.2. Dynamic characteristics 74HCT4046A

Table 8. Dynamic characteristics 74HCT4046A

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$ 

Symbol	Parameter	Parameter Conditions				25 °C		-40 °C to +85 °C		-40 °C to +125 °C	
				Min	Тур	Max	Min	Max	Min	Max	
Phase c	omparator sect	ion									
t <sub>pd</sub>	propagation	V <sub>CC</sub> = 4.5 V; see <u>Fig. 15</u>	[1]								
	delay	SIG_IN, COMP_IN to PC1_OUT		-	23	40	-	50	-	60	ns
		SIG_IN, COMP_IN to PCP_OUT		-	35	68	-	85	-	102	ns
		SIG_IN, COMP_IN to PC3_OUT		-	28	54	-	68	-	81	ns
t <sub>en</sub>	enable time	SIG_IN, COMP_IN to PC2_OUT; V <sub>CC</sub> = 4.5 V; see <u>Fig. 16</u>	[1]	-	30	56	-	70	-	84	ns
t <sub>dis</sub>	disable time	SIG_IN, COMP_IN to PC2_OUT; V <sub>CC</sub> = 4.5 V; see <u>Fig. 16</u>			36	65	-	81	-	98	ns
t <sub>t</sub>	transition time	PC1_OUT, PC3_OUT, PCP_OUT; [1] V <sub>CC</sub> = 4.5 V; see <u>Fig. 15</u>		-	7	15	-	19	-	22	ns
$V_{i(p-p)}$	peak-to-peak input voltage	SIGN_IN, COMP_IN; AC coupled; V <sub>CC</sub> = 4.5 V; f <sub>i</sub> = 1 MHz		-	15	-	-	-	-	-	mV
VCO sec	ction						•	•			
f <sub>0</sub>	center frequency	$V_{VCO\_IN}$ = 0.5 $V_{CC}$ ; duty cycle = 50 %; R1 = 3 kΩ; R2 = $\infty$ Ω; C1 = 40 pF; see Fig. 19 and Fig. 20									
		V <sub>CC</sub> = 4.5 V		11.0	17.0	-	-	-	-	-	MHz
		V <sub>CC</sub> = 5.0 V		-	19.0	-	-	-	-	-	MHz
∆f/f	relative frequency variation	R1 = 100 kΩ; R2 = $\infty$ Ω; C1 = 100 pF; V <sub>CC</sub> = 4.5 V; see <u>Fig. 21</u> and <u>Fig. 22</u>		-	0.4	-	-	-	-	-	%
Δf/ΔΤ	frequency variation with temperature	$V_{VCO\_IN}$ = 0.5 $V_{CC}$ ; R1 = 100 kΩ; R2 = $\infty$ Ω; C1 = 100 pF; $V_{CC}$ = 4.5 V; see Fig. 17 and Fig. 18		-	-	-	0.15	-	-	-	%/K
δ	duty cycle	VCO_OUT; V <sub>CC</sub> = 4.5 V		-	50	-	-	-	-	-	%
General											
C <sub>PD</sub>	power dissipation capacitance		[2] [3]	-	24	-	-	-	-	-	pF

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .  $t_{t}$  is the same as  $t_{TLH}$  and  $t_{THL}$ . [2] Applies to the phase comparator section only (VCO disabled).

$$P_D = C_{DD} \times V_{CC}^2 \times f_i \times N + \sum (C_i \times V_{CC}^2 \times f_o)$$
 where

 $f_i$  = input frequency in MHz;

 $f_0$  = output frequency in MHz;

C<sub>I</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = total load switching outputs;  $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of outputs.

For power dissipation of the VCO and demodulator sections, see Fig. 23, Fig. 24 and Fig. 25

<sup>[3]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W).  $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

### 12.3. Waveforms and graphs






Fig. 15. Waveforms showing input (SIG\_IN, COMP\_IN) to output (PC1\_OUT, PC3\_OUT, PCP\_OUT) propagation delays and the output transition times



#### Phase-locked loop with VCO




To obtain optimum temperature stability, C1 must be as small as possible but larger than 100 pF. In (b), the frequency stability for R1 = R2 = 10 k $\Omega$  at 5 V is also given (curve A). The total VCO bias current sets this curve, and is not simply the addition of the two 10 k $\Omega$  stability curves. C1 = 100 pF;  $V_{VCO\_IN}$  = 0.5 $V_{CC}$ ; This curve is set as follows:

- Without offset R2 =  $\infty$  Ω: (a) R1 = 3 kΩ; (b) R1 = 10 kΩ; (c) R1 = 300 kΩ.
- - With offset R1 =  $\infty$   $\Omega$ : (a) R2 = 3 k $\Omega$ ; (b) R2 = 10 k $\Omega$ ; (c) R2 = 300 k $\Omega$ .

Fig. 17. Frequency stability of the VCO as a function of ambient temperature


#### Phase-locked loop with VCO




To obtain optimum temperature stability, C1 must be as small as possible but larger than 100 pF. With offset; R1 =  $\infty$  Ω: (a) R2 = 3 kΩ; (b) R2 = 10 kΩ; (c) R2 = 300 kΩ.

Fig. 18. Frequency stability of the VCO as a function of ambient temperature


Fig. 19. Graphs showing VCO frequency as a function of the VCO input voltage





(a) R1 = 300 k $\Omega$ ; C1 = 40 pF (b) R1 = 300 k $\Omega$ ; C1 = 100 nF

Fig. 20. Graphs showing VCO frequency as a function of the VCO input voltage






Fig. 23. Power dissipation as a function of R1





Fig. 24. Power dissipation as a function of R2



## 13. Application information

This information is a guide for the approximation of values of external components to be used with the 74HC4046A; 74HCT4046A in a phase-locked-loop system.

References should be made to Fig. 29, Fig. 30 and Fig. 31 as indicated in Table 10.

Values of the selected components should be within the ranges shown in Table 9.


Table 9. Survey of components

Component	Value
R1	between 3 k $\Omega$ and 300 k $\Omega$
R2	between 3 k $\Omega$ and 300 k $\Omega$
R1 + R2	parallel value > 2.7 kΩ
C1	> 40 pF


### Phase-locked loop with VCO

Table 10. Design considerations for VCO section

Subject	Phase comparator	Design consideration
VCO frequency without extra offset	PC1, PC2 or PC3	VCO frequency characteristic. With R2 = $\infty$ Ω and R1 within the range 3 kΩ < R1 < 300 kΩ, the characteristics of the VCO operation is as shown in Fig. 26a. (Due to R1, C1 time constant a small offset remains when R2 = $\infty$ Ω).
	PC1	Selection of R1 and C1. Given f <sub>0</sub> , determine the values of R1 and C1 using Fig. 29.
	PC2 or PC3	Given $f_{max}$ and $f_0$ , determine the values of R1 and C1 using Fig. 29; use Fig. 31 to obtain $2f_L$ and then use it to calculate $f_{min}$ .
VCO frequency with extra offset	PC1, PC2 or PC3	VCO frequency characteristic. With R1 and R2 within the ranges 3 k $\Omega$ < R1 < 300 k $\Omega$ and 3 k $\Omega$ < R2 < 300 k $\Omega$ . The characteristics of the VCO operation are as shown in Fig. 26b.
	PC1, PC2 or PC3	Selection of R1, R2 and C1. Given $f_0$ and $f_L$ determine the value of product R1C1 by using <u>Fig. 31</u> . Calculate $f_{off}$ from the equation $f_{off} = f_0 - 1.6f_L$ . Obtain the values of C1 and R2 by using <u>Fig. 30</u> . Calculate the value of R1 from the value of C1 and the product R1C1.
PLL conditions	PC1	VCO adjusts to $f_0$ with $\Phi_{DEM\_OUT} = 90^{\circ}$ and $V_{VCO\_IN} = 0.5V_{CC}$ , see Fig. 5
no signal at pin SIG IN	PC2	VCO adjusts to $f_0$ with $\Phi_{DEM\_OUT}$ = -360° and $V_{VCO\_IN}$ = minimum, see Fig. 7
010_114	PC3	VCO adjusts to $f_0$ with $\Phi_{DEM\_OUT}$ = -360° and $V_{VCO\_IN}$ = minimum, see Fig. 9



a. Operating without offset;  $f_0$  = center frequency;  $2f_L$  = frequency lock range.




b. Operating with offset;  $f_0$  = center frequency;  $2f_L$  = frequency lock range.

Fig. 26. Frequency characteristic of VCO

### Phase-locked loop with VCO

Table 11. General design considerations

Subject	Phase comparator	Design consideration
PLL frequency capture range	PC1, PC2 or PC3	Loop filter component selection, see Fig. 27 and Fig. 28
PLL locks on harmonics at	PC1 or PC3	yes
center frequency	PC2	no
Noise rejection at signal input	PC1	high
	PC2 or PC3	low
AC ripple content when PLL is	PC1	$f_r = 2f_i$ ; large ripple content at $\Phi_{DEM\_OUT} = 90^\circ$
locked	PC2	$f_r = f_i$ ; small ripple content at $\Phi_{DEM\_OUT} = 0^{\circ}$
	PC3	$f_r = f_i$ ; large ripple content at $\Phi_{DEM\_OUT} = 180^{\circ}$




R3 ≥ 500  $\Omega$ .

A small capture range (2f<sub>c</sub>) is obtained if  $2f_c \approx \frac{1}{\pi} \sqrt{2\pi f_L / \tau}$ 

- (a)  $T_1 = R3 \times C2$
- (b) amplitude characteristics
- (c) pole-zero diagram

Fig. 27. Simple loop filter for PLL without offset




 $R3 + R4 \ge 500 \Omega$ .

(a) 
$$\tau_1 = R3 \times C2$$
;  $\tau_2 = R4 \times C2$ ;  $\tau_3 = (R3 + R4) \times C2$ ;

- (b) amplitude characteristics
- (c) pole-zero diagram

Fig. 28. Simple loop filter for PLL with offset

#### Phase-locked loop with VCO




To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF.

Interpolation for various values of R1 can be easily calculated because a constant R1C1 product produces almost the same VCO output frequency.

R2 =  $\infty$  Ω;  $V_{VCO\ IN}$  = 0.5 $V_{CC}$ ; INH = GND;  $T_{amb}$  = 25 °C.

Fig. 29. Typical value of VCO center frequency (f<sub>0</sub>) as a function of C1




To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF.

Interpolation for various values of R2 can be easily calculated because a constant R2C1 product produces almost the same VCO output frequency.

R1 =  $\infty$  Ω;  $V_{VCO\ IN}$  = 0.5 $V_{CC}$ ; INH = GND;  $T_{amb}$  = 25 °C.

Fig. 30. Typical value of frequency offset as a function of C1

### Phase-locked loop with VCO



### 13.1. PLL design example

The frequency synthesizer used in the design example shown in <u>Fig. 32</u> has the following parameters:

- Output frequency: 2 MHz to 3 MHz
- Frequency steps: 100 kHz
- · Settling time: 1 ms
- Overshoot: < 20 %</li>

The open loop gain is:

$$H(s) \times G(s) = K_p(s) \times K_f(s) \times K_p(s) \times K_p(s)$$

where:

- K<sub>p</sub>(s) = phase comparator gain
- K<sub>f</sub>(s) = low-pass filter transfer gain
- K<sub>o</sub>(s) = K<sub>v</sub>/s VCO gain
- $K_n = \frac{1}{n}$  divider ratio

The programmable counter ratio K<sub>n</sub> can be found as follows:

$$N_{\min} = \frac{f_{\text{OUT}}}{f_{\text{step}}} = \frac{2 \text{ MHz}}{100 \text{ kHz}} = 20$$

$$N_{\text{max}} = \frac{f_{\text{OUT}}}{f_{\text{step}}} = \frac{3 \text{ MHz}}{100 \text{ kHz}} = 30$$

The values of R1, R2 and C1; R2 =  $10 \text{ k}\Omega$  (adjustable) set the VCO.

The values can be determined using the information in <u>Table 10</u> and <u>Table 11</u>.

With  $f_0$  = 2.5 MHz and  $f_L$  = 500 kHz, the following values ( $V_{CC}$  = 5.0 V) are given:

- R1 = 10 kΩ
- R2 = 10 kΩ
- C1 = 500 pF

The VCO gain is:

$$K_V = \frac{2f_L \times 2\pi}{0.9 - (V_{CC} - 0.9)} = \frac{1 \text{ MHz}}{3.2} \times 2\pi \approx 2 \times 10^6 \text{ rad/s/V}$$

The gain of the phase comparator is:

$$K_p = \frac{V_{CC}}{4\pi} = 0.4 \text{ V/rad}$$

The transfer gain of the filter is calculated as follows:

$$K_f(s) = \frac{1 + r_2(s)}{1 + (r_1 + r_2)(s)}$$

Where:

$$\tau_1 = R3 \times C2$$

$$\tau_2 = R4 \times C2$$

The characteristic equation is:  $1 + H(s) \times G(s) = 0$ 

It results in:

$$S^2 + \frac{1 + \kappa_p \times \kappa_v \times \kappa_n \times \tau_2}{(\tau_1 + \tau_2)} \times S + \frac{\kappa_p \times \kappa_v \times \kappa_n}{(\tau_1 + \tau_2)} = 0$$

#### Phase-locked loop with VCO

The natural frequency  $\omega_n$  is defined as:

$$\omega_n = \sqrt{\frac{\kappa_p \times \kappa_v \times \kappa_n}{(\tau_1 + \tau_2)}}$$

and the damping value (
$$\zeta$$
) given as:  $\zeta = \frac{1}{2\omega_n} \times \frac{1 + K_p \times K_v \times K_n \times \tau_2}{(\tau_1 + \tau_2)}$ 

In Fig. 33, the output frequency response to a step of input frequency is shown.

The overshoot and settling time percentages are now used to determine  $\omega_n$ . Fig. 33 shows that the damping ratio  $\zeta$  = 0.45 produces an overshoot of less than 20 % and settle to within 5 % at  $\omega_n t$  = 5. The required settling time is 1 ms. It results in:

$$\omega_n = \frac{5}{t} = \frac{5}{0.001} = 5 \times 10^3 \text{ rad/s}$$

Rewriting the equation for natural frequency results in:

$$\left(\tau_1 + \tau_2\right) = \frac{\kappa_p \times \kappa_v \times \kappa_n}{\left(\omega_n\right)^2}$$


The maximum overshoot occurs at N<sub>max</sub>:


$$(\tau_1 + \tau_2) = \frac{0.4 \times 2 \times 10^6}{5000^2 \times 30} = 0.0011 \text{ s}$$

When C2 = 470 nF, then


$$R4 = \frac{(r_1 + r_2) \times 2 \times \omega_n \times \zeta - 1}{K_p \times K_v \times K_p \times C2} = 315 \Omega$$

R3 can be calculated:  $R3 = \frac{r_1}{C2} - R4 = 2 \text{ k}\Omega$ 





#### Phase-locked loop with VCO



The output frequency is proportional to the VCO control voltage. As a result, the PLL frequency response can be observed with an oscilloscope by monitoring pin VCO\_IN of the VCO. The average frequency response, as calculated by the Laplace method, is found experimentally by smoothing this voltage at pin VCO\_IN using a simple RC filter. The filter has a long time constant when compared with the phase detector sampling rate, but short when compared with the PLL response time.

Fig. 34. Frequency compared to the time response

## 14. Package outline




Fig. 35. Package outline SOT109-1 (SO16)

#### Phase-locked loop with VCO




Fig. 36. Package outline SOT403-1 (TSSOP16)

Phase-locked loop with VCO

### 15. Abbreviations

#### **Table 12. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductors
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
PLL	Phase-Locked Loop
VCO	Voltage Controlled Oscillator

## 16. Revision history

#### **Table 13. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes					
74HC_HCT4046A v.7	20240507	Product data sheet	-	74HC_HCT4046A v.6					
Modifications:	Type number	Type number 74HCT4046ADB (SOT338-1/SSOP16) removed.							
74HC_HCT4046A v.6	20240219	Product data sheet	- 74HC_HCT4046A v.5						
Modifications:	<ul> <li>Fig. 35 and MS-012 and</li> </ul>	Section 2: ESD specification updated according to the latest JEDEC standard.  Fig. 35 and Fig. 36: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-15.3  Type number 74HC4046ADB removed.							
74HC_HCT4046A v.5	20230608	Product data sheet	-	74HC_HCT4046A v.4					
Modifications:	• <u>Section 2</u> up	<ul> <li>Type number 74HCT4046APW (SOT403-1 / TSSOP16) added.</li> <li>Section 2 updated.</li> <li>Section 9: Derating values for P<sub>tot</sub> total power dissipation updated.</li> </ul>							
74HC_HCT4046A v.4	20190806	Product data sheet	-	74HC_HCT4046A v.3					
Modifications:	guidelines o Legal texts	of this data sheet has been f Nexperia. have been adapted to the r ted in <u>Fig. 19</u> and <u>Fig. 20</u> .	J						
74HC_HCT4046A v.3	20160608	Product data sheet	-	74HC_HCT4046A_CNV v.2					
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>								
74HC_HCT4046A_CNV v.2	19971125	Product specification	-	74HC_HCT4046A v.1					
74HC_HCT4046A v.1	19930901	Objective specification	-	-					

#### Phase-locked loop with VCO

### 17. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### Phase-locked loop with VCO

### **Contents**

1. General description	1
2. Features and benefits	1
3. Applications	1
4. Ordering information	2
5. Block diagram	2
6. Functional diagram	2
7. Pinning information	4
7.1. Pinning	4
7.2. Pin description	4
8. Functional description	5
8.1. VCO	5
8.2. Phase comparators	5
8.2.1. Phase Comparator 1 (PC1)	5
8.2.2. Phase Comparator 2 (PC2)	7
8.2.3. Phase Comparator 3 (PC3)	8
9. Limiting values	10
10. Recommended operating conditions	10
11. Static characteristics	11
11.1. Static characteristics 74HC4046A	11
11.2. Static characteristics 74HCT4046A	
11.3. Graphs	15
12. Dynamic characteristics	16
12.1. Dynamic characteristics 74HC4046A	16
12.2. Dynamic characteristics 74HCT4046A	18
12.3. Waveforms and graphs	
13. Application information	23
13.1. PLL design example	28
14. Package outline	
15. Abbreviations	
16. Revision history	
17. Legal information	34

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 7 May 2024

<sup>©</sup> Nexperia B.V. 2024. All rights reserved



### **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935