


74LVTH244ABQ-Q100115 Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number 74LVTH244ABQ-Q100115-DG

Manufacturer NXP USA Inc.

Manufacturer Product Number 74LVTH244ABQ-Q100115

Description BUS DRIVER, LVT SERIES, 4-BIT

Detailed Description Buffer, Non-Inverting 2 Element 4 Bit per Element 3

-State Output 20-DHVQFN (4.5x2.5)



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
74LVTH244ABQ-Q100115	NXP USA Inc.
Series:	Product Status:
74LVTH	Obsolete
Logic Type:	Number of Elements:
Buffer, Non-Inverting	2
Number of Bits per Element:	Input Type:
4	
Output Type:	Current - Output High, Low:
3-State	32mA, 64mA
Voltage - Supply:	Operating Temperature:
2.7V ~ 3.6V	-40°C ~ 85°C (TA)
Grade:	Qualification:
Automotive	AEC-Q100
Mounting Type:	Package / Case:
Surface Mount	20-VFQFN Exposed Pad
Supplier Device Package:	Base Product Number:
20-DHVQFN (4.5x2.5)	74LVTH244

Environmental & Export classification

RoHS Status:	Moisture Sensitivity Level (MSL):
Not applicable	3 (168 Hours)
REACH Status:	ECCN:
Vendor Undefined	EAR99
HTSUS:	
8542.39.0001	

3.3 V octal buffer/line driver; 3-state

Rev. 3 — 8 July 2024

Product data sheet

1. General description

The 74LVT244A-Q100; 74LVTH244A-Q100 is a high-performance BiCMOS product designed for $V_{\rm CC}$ operation at 3.3 V.

This device is an octal buffer that is ideal for driving bus lines. The device features two output enables (1OE, 2OE), each controlling four of the 3-state outputs.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 3)
 - Specified from -40 °C to +85 °C
- Octal bus interface
- 3-state buffers
- Output capability: +64 mA and -32 mA
- Wide supply voltage range from 2.7 V to 3.6 V
- Overvoltage tolerant inputs to 5.5 V
- Direct interface with TTL levels
- · BiCMOS high speed and output drive
- I_{OFF} circuitry provides partial Power-down mode operation
- Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus
- Latch-up performance exceeds 500 mA per JESD 78 Class II Level B
- Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- DHVQFN package with Side-Wettable Flanks enabling Automated Optical Inspection (AOI) of solder joints

3. Ordering information

Table 1. Ordering information


Type number	Package	ackage				
	Temperature range	Name	Description	Version		
74LVT244AD-Q100 74LVTH244AD-Q100	-40 °C to +85 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1		
74LVT244APW-Q100 74LVTH244APW-Q100	-40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1		



3.3 V octal buffer/line driver; 3-state


Type number	Package	Package					
	Temperature range Name Description						
74LVT244ABQ-Q100 74LVTH244ABQ-Q100	-40 °C to +85 °C		plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm	SOT764-1			

4. Functional diagram



5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Table 2. Fill description					
Symbol	Pin	Description			
1 OE , 2 OE	1, 19	output enable input (active low)			
1A0, 1A1, 1A2, 1A3	2, 4, 6, 8	data input			
2Y0, 2Y1, 2Y2, 2Y3	9, 7, 5, 3	data output			
GND	10	ground (0 V)			
2A0, 2A1, 2A2, 2A3	11, 13, 15, 17	data input			
1Y0, 1Y1, 1Y2, 1Y3	18, 16, 14, 12	data output			
V _{CC}	20	supply voltage			

6. Functional description

Table 3. Function table

 $H = HIGH \text{ voltage level}; L = LOW \text{ voltage level}; X = don't care; Z = high-impedance OFF-state.}$

	Input	Output
nOE	nAn	nYn
L	L	L
L	Н	Н
Н	X	Z

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage	[1]	-0.5	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state [1]	-0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
Io	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-64	-	mA
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature	[2]	-	150	°C
P _{tot}	total power dissipation	T _{amb} = -40 to +85 °C	-	500	mW

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

8. Recommended operating conditions

Table 5. Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		2.7	-	3.6	V
VI	input voltage		0	-	5.5	V
I _{OH}	HIGH-level output current		-32	-	-	mA
I _{OL}	LOW-level output current	none	-	-	32	mA
		current duty cycle ≤ 50 %; f _i ≥ 1 kHz	-	-	64	mA
T _{amb}	ambient temperature	in free-air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	outputs enabled	-	-	10	ns/V

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		T _{amb} = -40 °C to +85 °C			Unit
				Min	Typ[1]	Max	
V _{IK}	input clamping voltage	V _{CC} = 2.7 V; I _{IK} = -18 mA		-1.2	-0.9	-	V
V _{IH}	HIGH-level input voltage			2.0	-	-	V
V _{IL}	LOW-level input voltage			-	-	0.8	V
V _{OH}	HIGH-level output	V_{CC} = 2.7 V to 3.6 V; I_{OH} = -100 μA	,	V _{CC} - 0.2	V _{CC} - 0.1	-	V
	voltage	V _{CC} = 2.7 V to 3.6 V; I _{OH} = -8 mA		2.4	2.5	-	V
		V _{CC} = 3.0 V; I _{OH} = -32 mA		2.0	2.2	-	V
V _{OL}	LOW-level output voltage	V _{CC} = 2.7 V; I _{OL} = 100 μA		-	0.1	0.2	V
		V _{CC} = 2.7 V; I _{OL} = 24 mA		-	0.3	0.5	V
		V _{CC} = 3.0 V; I _{OL} = 16 mA		-	0.25	0.4	V
		V _{CC} = 3.0 V; I _{OL} = 32 mA		-	0.3	0.5	V
		V _{CC} = 3.0 V; I _{OL} = 64 mA		-	0.4	0.55	V
l _l	input leakage current	all input pins					
		V _{CC} = 0 V or 3.6 V; V _I = 5.5 V		-	0.1	10	μΑ
		control pins					
		V_{CC} = 3.6 V; V_I = V_{CC} or GND		-	±0.1	±1	μA
		data pins	[2]				
		V _{CC} = 3.6 V; V _I = V _{CC}		-	0.1	1	μA
		V _{CC} = 3.6 V; V _I = 0 V		-5	-1	-	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$		-	1	±100	μA
I _{BHL}	bus hold LOW current	V _{CC} = 3 V; V _I = 0.8 V		75	150	-	μΑ
Івнн	bus hold HIGH current	V _{CC} = 3 V; V _I = 2.0 V		-	-150	-75	μΑ
I _{BHLO}	bus hold LOW overdrive current	nAn input; V_{CC} = 3.6 V; V_{I} = 0 V to 3.6 V	[3]	500	-	-	μA
I _{внно}	bus hold HIGH overdrive current	nAn input; V_{CC} = 3.6 V; V_{I} = 0 V to 3.6 V	[3]	-	-	-500	μA
I _{EX}	external current	nYn output in HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 3.0 \text{ V}$		-	60	125	μA
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \text{ nOE} = \text{don't care}$	[4]	-	±1	±100	μA
OZ	OFF-state output current	V_{CC} = 3.6 V; V_I = V_{IH} or V_{IL}					
		V _O = 3.0 V		-	1	5	μΑ
		V _O = 0.5 V		-5	-1	-	μA
CC	supply current	V_{CC} = 3.6 V; V_I = GND or V_{CC} ; I_O = 0 A					
		output HIGH		-	0.13	0.19	mΑ
		output LOW		-	3	12	mΑ
		outputs disabled	[5]	-	0.13	0.19	mA
ΔI _{CC}	additional supply current	per input pin; V_{CC} = 3.0 V to 3.6 V; one input at V_{CC} - 0.6 V and other inputs at V_{CC} or GND	[6]	-	0.1	0.2	mA

3.3 V octal buffer/line driver; 3-state

Symbol	Parameter	Conditions	T _{amb} =	-40 °C to	+85 °C	Unit
			Min	Typ[1]	Max	
C _I	input capacitance	V _I = 0 V or 3.0 V	-	4	-	pF
Co	output capacitance	outputs disabled; V _O = 0 V or 3.0 V	-	8	-	pF

- [1] All typical values are measured at T_{amb} = 25 °C.
- [2] Unused pins at V_{CC} or GND.
- [3] This is the bus hold overdrive current required to force the input to the opposite logic state.
- [4] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From $V_{CC} = 1.2$ V to $V_{CC} = 3.3$ V ± 0.3 V a transition time of 100 μ s is permitted. This parameter is valid for $T_{amb} = 25$ °C only.
- [5] I_{CC} is measured with outputs pulled to V_{CC} or GND.
- [6] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

10. Dynamic characteristics


Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 5.

Symbol	Parameter	Conditions	T _{am}	_b = -40 °C to +8	35 °C	Unit
			Min	Typ[1]	Max	
t _{PLH}	LOW to HIGH	nAn to nYn; see Fig. 3				
	propagation delay	V _{CC} = 2.7 V	-	-	5.0	ns
		V _{CC} = 3.0 V to 3.6 V	1	2.5	4.1	ns
t _{PHL}	HIGH to LOW	nAn to nYn; see Fig. 3				
	propagation delay	V _{CC} = 2.7 V	-	-	5.1	ns
		V _{CC} = 3.0 V to 3.6 V	1	2.6	4.1	ns
t _{PZH}	OFF-state to HIGH	nOE to nYn; see Fig. 4				
	propagation delay	V _{CC} = 2.7 V	-	-	6.3	ns
		V _{CC} = 3.0 V to 3.6 V	1	3.2	5.2	ns
t _{PZL}	OFF-state to LOW	nOE to nYn; see Fig. 4				
	propagation delay	V _{CC} = 2.7 V	-	-	6.7	ns
		V _{CC} = 3.0 V to 3.6 V	1.1	3.1	5.2	ns
t _{PHZ}	HIGH to OFF-state	nOE to nYn; see Fig. 4				
	propagation delay	V _{CC} = 2.7 V	-	-	6.3	ns
		V _{CC} = 3.0 V to 3.6 V	1.9	3.3	5.6	ns
t_{PLZ}	LOW to OFF-state	nOE to nYn; see Fig. 4				
	propagation delay	V _{CC} = 2.7 V	-	-	5.6	ns
		V _{CC} = 3.0 V to 3.6 V	1.8	3.3	5.1	ns

^[1] All typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.

10.1. Waveforms and test circuit







Fig. 4. 3-state output enable and disable times

Table 8. Measurement points

Input	Output			
V _M	V _M	V _X	V _Y	
1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V	

3.3 V octal buffer/line driver; 3-state



Test data is given in Table 9.

Definitions test circuit:

R_L = Load resistance;

C_L = Load capacitance including jig and probe capacitance;

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator;

 V_{EXT} = Test voltage for switching times.

Fig. 5. Test circuit for measuring switching times

Table 9. Test data


Input				Load		V _{EXT}		
V _I	fi	t _W	t _r , t _f	CL	R_L	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}
2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF	500 Ω	GND	6 V	open

8 / 14

11. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN ISSUE DAT		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013			99-12-27 03-02-19	

Fig. 6. Package outline SOT163-1 (SO20)

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC JEDEC	JEDEC	JEITA	PROJECTION		
SOT360-1		MO-153			99-12-27 03-02-19	

Fig. 7. Package outline SOT360-1 (TSSOP20)




Fig. 8. Package outline SOT764-1 (DHVQFN20)

12. Abbreviations

Table 10. Abbreviations

Acronym	Description
ANSI	American National Standards Institute
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
ESDA	ElectroStatic Discharge Association
НВМ	Human Body Model
JEDEC	Joint Electron Device Engineering Council
TTL	Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVT_LVTH244A_Q100 v.3	20240708	Product data sheet	-	74LVT_LVTH244A_Q100 v.2
Modifications:	Section 2: ES	D specification updated a	ccording to the latest	JEDEC standard.
74LVT_LVTH244A_Q100 v.2	20200824	Product data sheet	-	74LVT_LVTH244A_Q100 v.1
Modifications:	of Nexperia. Legal texts ha Section 2 upd Table 4: Dera Table 6: cond	ave been adapted to the n	ew company name wower dissipation have e current corrected.	
74LVT_LVTH244A_Q100 v.1	20130422	Product specification	-	-

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

3.3 V octal buffer/line driver; 3-state

Contents

General description	1
Features and benefits	1
Ordering information	1
Functional diagram	2
Pinning information	3
1. Pinning	3
2. Pin description	3
Functional description	4
Limiting values	4
Recommended operating conditions	4
Static characteristics	
. Dynamic characteristics	б
.1. Waveforms and test circuit	7
. Package outline	g
. Abbreviations	
Legal information	
1	Features and benefits

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 8 July 2024

[©] Nexperia B.V. 2024. All rights reserved



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935