


# LAN9355/PT Datasheet

www.digi-electronics.com



DiGi Electronics Part Number	LAN9355/PT-DG
Manufacturer	Microchip Technology
Manufacturer Product Number	LAN9355/PT
Description	IC ETHERNET SWITCH 3PORT 80TQFP
Detailed Description	Ethernet Switch 10/100 Base-T/TX PHY I2C Interfac e 80-TQFP-EP (12x12)

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



### Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
LAN9355/PT	Microchip Technology
Series:	Product Status:
	Active
DiGi-Electronics Programmable:	Protocol:
Not Verified	Ethernet
Function:	Interface:
Switch	I2C
Standards:	Voltage - Supply:
10/100 Base-T/TX PHY	1.8V ~ 3.3V
Current - Supply:	Operating Temperature:
	0°C ~ 70°C
Package / Case:	Supplier Device Package:
80-TQFP Exposed Pad	80-TQFP-EP (12x12)
Base Product Number:	
LAN9355	

### **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	3 (168 Hours)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	



### 3-Port 10/100 Managed Ethernet Switch with Dual MII/RMII/Turbo MII

#### Highlights

- High performance 3-port switch with VLAN, QoS packet prioritization, rate limiting, IGMP monitoring and management functions
- · Interfaces at up to 200Mbps via Turbo MII
- Integrated Ethernet PHYs with HP Auto-MDIX
- · Compliant with Energy Efficient Ethernet 802.3az
- Wake on LAN (WoL) support
- Integrated IEEE 1588v2 hardware time stamp unit
- · Cable diagnostic support
- 1.8V to 3.3V variable voltage I/O
- Integrated 1.2V regulator for single 3.3V operation

#### **Target Applications**

- · Cable, satellite, and IP set-top boxes
- Digital televisions & video recorders
- VoIP/Video phone systems, home gateways
- · Test/Measurement equipment, industrial automation

#### **Key Benefits**

- · Ethernet Switch Fabric
  - 32K buffer RAM, 512 entry forwarding table
  - Port based IEEE 802.1Q VLAN support (16 groups) - Programmable IEEE 802.1Q tag insertion/removal
  - IEEE 802.1D spanning tree protocol support
  - 4 separate transmit queues available per port
  - Fixed or weighted egress priority servicing
  - QoS/CoS Packet prioritization
    - Input priority determined by VLAN tag, DA lookup, TOS, DIFFSERV or port default value
    - Programmable Traffic Class map based on input priority on per port basis
    - Remapping of 802.1Q priority field on per port basis
    - Programmable rate limiting at the ingress with coloring and random early discard, per port / priority
    - Programmable rate limiting at the egress with leaky bucket algorithm, per port / priority
  - IGMP v1/v2/v3 monitoring for Multicast packet filtering
  - Programmable broadcast storm protection with global %
  - control and enable per port
  - Programmable buffer usage limits
  - Dynamic queues on internal memory
  - Programmable filter by MAC address
- Switch Management
  - Port mirroring/monitoring/sniffing: ingress and/or egress traffic on any port or port pair
  - Fully compliant statistics (MIB) gathering counters

- Ports
  - Port 0: MII MAC, MII PHY, RMII PHY, RMII MAC modes Port 1: Internal PHY, MII MAC, MII PHY, RMII MAC,
  - RMII PHY modes
  - Port 2: Internal PHY
  - 2 internal 10/100 PHYs with HP Auto-MDIX support
  - 200Mbps Turbo MII (PHY or MAC mode)
  - Fully compliant with IEEE 802.3 standards
  - 10BASE-T and 100BASE-TX support
  - 100BASE-FX support via external fiber transceiver
  - Full and half duplex support, full duplex flow control
  - Backpressure (forced collision) half duplex flow control
  - Automatic flow control based on programmable levels
  - Automatic 32-bit CRC generation and checking
  - Programmable interframe gap, flow control pause value
- Auto-negotiation, polarity correction & MDI/MDI-X
- IEEE 1588v2 hardware time stamp unit
  - Global 64-bit tunable clock
  - Boundary clock: master / slave, one-step / two-step, end-to-end / peer-to-peer delay
  - Transparent Clock with Ordinary Clock: master / slave, one-step / two-step, end-to-end / peerto-peer delay
  - Fully programmable timestamp on TX or RX, timestamp on GPIO
- 64-bit timer comparator event generation (GPIO or IRQ)
- Comprehensive power management features
  - 3 power-down levels
  - Wake on link status change (energy detect)
  - Magic packet wakeup, Wake on LAN (WoL), wake on broadcast, wake on perfect DA
  - Wakeup indicator event signal
- Power and I/O
  - Integrated power-on reset circuit
  - Latch-up performance exceeds 150mA
  - per EIA/JESD78, Class II
  - JEDEC Class 3A ESD performance
  - Single 3.3V power supply
  - (integrated 1.2V regulator)
- Additional Features
   Multifunction GPIOs
  - Ability to use low cost 25MHz crystal for reduced BOM
- Packaging
  - Pb-free RoHS compliant 88-pin QFN or 80-pin TQFP-FP
- · Available in commercial and industrial temp. ranges

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### **Most Current Documentation**

To obtain the most up-to-date version of this documentation, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <a href="http://www.microchip.com">http://www.microchip.com</a>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 Preface	
2.0 General Description	8
3.0 Pin Descriptions and Configuration	
4.0 Power Connections	
5.0 Register Map	46
6.0 Clocks, Resets, and Power Management	55
7.0 Configuration Straps	
8.0 System Interrupts	88
9.0 Ethernet PHYs	
10.0 Switch Fabric	207
11.0 I2C Slave Controller	
12.0 I2C Master EEPROM Controller	
13.0 MII Data Interfaces	365
14.0 MII Management	383
15.0 IEEE 1588	399
16.0 General Purpose Timer & Free-Running Clock	486
17.0 GPIO/LED Controller	
18.0 Miscellaneous	500
19.0 JTAG	505
20.0 Operational Characteristics	507
21.0 Package Outlines	521
22.0 Revision History	524

### 1.0 PREFACE

#### 1.1 General Terms

#### TABLE 1-1: GENERAL TERMS

Term	Description
10BASE-T	10 Mbps Ethernet, IEEE 802.3 compliant
100BASE-TX	100 Mbps Fast Ethernet, IEEE802.3u compliant
ADC	Analog-to-Digital Converter
ALR	Address Logic Resolution
AN	Auto-Negotiation
BLW	Baseline Wander
BM	Buffer Manager - Part of the switch fabric
BPDU	Bridge Protocol Data Unit - Messages which carry the Spanning Tree Protocol informa- tion
Byte	8 bits
CSMA/CD	Carrier Sense Multiple Access/Collision Detect
CSR	Control and Status Registers
CTR	Counter
DA	Destination Address
DWORD	32 bits
EPC	EEPROM Controller
FCS	Frame Check Sequence - The extra checksum characters added to the end of an Ethernet frame, used for error detection and correction.
FIFO	First In First Out buffer
FSM	Finite State Machine
GPIO	General Purpose I/O
Host	External system (Includes processor, application software, etc.)
IGMP	Internet Group Management Protocol
Inbound	Refers to data input to the device from the host
Level-Triggered Sticky Bit	This type of status bit is set whenever the condition that it represents is asserted. The bit remains set until the condition is no longer true and the status bit is cleared by writing a zero.
lsb	Least Significant Bit
LSB	Least Significant Byte
LVDS	Low Voltage Differential Signaling
MDI	Medium Dependent Interface
MDIX	Media Independent Interface with Crossover
MII	Media Independent Interface
MIIM	Media Independent Interface Management
MIL	MAC Interface Layer
MLD	Multicast Listening Discovery
MLT-3	Multi-Level Transmission Encoding (3-Levels). A tri-level encoding method where a change in the logic level represents a code bit "1" and the logic output remaining at the same level represents a code bit "0".
msb	Most Significant Bit
MSB	Most Significant Byte

Term	Description
NRZI	Non Return to Zero Inverted. This encoding method inverts the signal for a "1" and leaves the signal unchanged for a "0"
N/A	Not Applicable
NC	No Connect
OUI	Organizationally Unique Identifier
Outbound	Refers to data output from the device to the host
PISO	Parallel In Serial Out
PLL	Phase Locked Loop
PTP	Precision Time Protocol
RESERVED	Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must always be zero for write operations. Unless otherwise noted, values are not guaran- teed when reading reserved bits. Unless otherwise noted, do not read or write to reserved addresses.
RTC	Real-Time Clock
SA	Source Address
SFD	Start of Frame Delimiter - The 8-bit value indicating the end of the preamble of an Ethernet frame.
SIPO	Serial In Parallel Out
SMI	Serial Management Interface
SQE	Signal Quality Error (also known as "heartbeat")
SSD	Start of Stream Delimiter
UDP	User Datagram Protocol - A connectionless protocol run on top of IP networks
UUID	Universally Unique IDentifier
WORD	16 bits

#### TABLE 1-1: GENERAL TERMS (CONTINUED)

#### 1.2 Buffer Types

#### TABLE 1-2:BUFFER TYPES

Buffer Type	Description
IS	Schmitt-triggered input
VIS	Variable voltage Schmitt-triggered input
VO8	Variable voltage output with 8 mA sink and 8 mA source
VOD8	Variable voltage open-drain output with 8 mA sink
VO12	Variable voltage output with 12 mA sink and 12 mA source
VOD12	Variable voltage open-drain output with 12 mA sink
VOS12	Variable voltage open-source output with 12 mA source
VO16	Variable voltage output with 16 mA sink and 16 mA source
PU	50 μA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull- ups are always enabled. Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.
PD	50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled. Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.
AI	Analog input
AIO	Analog bidirectional
ICLK	Crystal oscillator input pin
OCLK	Crystal oscillator output pin
ILVPECL	Low voltage PECL input pin
OLVPECL	Low voltage PECL output pin
Р	Power pin

#### 1.3 Register Nomenclature

Register Bit Type Notation	Register Bit Description
R	Read: A register or bit with this attribute can be read.
W	Read: A register or bit with this attribute can be written.
RO	Read only: Read only. Writes have no effect.
WO	Write only: If a register or bit is write-only, reads will return unspecified data.
WC	Write One to Clear: Writing a one clears the value. Writing a zero has no effect
WAC	Write Anything to Clear: Writing anything clears the value.
RC	Read to Clear: Contents is cleared after the read. Writes have no effect.
LL	Latch Low: Clear on read of register.
LH	Latch High: Clear on read of register.
SC	<b>Self-Clearing:</b> Contents are self-cleared after the being set. Writes of zero have no effect. Contents can be read.
SS	<b>Self-Setting:</b> Contents are self-setting after being cleared. Writes of one have no effect. Contents can be read.
RO/LH	<b>Read Only, Latch High:</b> Bits with this attribute will stay high until the bit is read. After it is read, the bit will either remain high if the high condition remains, or will go low if the high condition has been removed. If the bit has not been read, the bit will remain high regardless of a change to the high condition. This mode is used in some Ethernet PHY registers.
NASR	<b>Not Affected by Software Reset.</b> The state of NASR bits do not change on assertion of a software reset.
RESERVED	<b>Reserved Field:</b> Reserved fields must be written with zeros to ensure future compatibility. The value of reserved bits is not guaranteed on a read.

TABLE 1-3: REGISTER NOMENCLATURE

### 2.0 GENERAL DESCRIPTION

The LAN9355 is a full featured, 3 port 10/100 managed Ethernet switch designed for embedded applications where performance, flexibility, ease of integration and system cost control are required. The LAN9355 combines all the functions of a 10/100 switch system, including the Switch Fabric, packet buffers, Buffer Manager, Media Access Controllers (MACs), PHY transceivers, and serial management. IEEE 1588v2 is supported via the integrated IEEE 1588v2 hardware time stamp unit, which supports end-to-end and peer-to-peer transparent clocks. The LAN9355 complies with the IEEE 802.3 (full/half-duplex 10BASE-T and 100BASE-TX) Ethernet protocol, IEEE 802.3az Energy Efficient Ethernet (EEE) (100Mbps only), and 802.1D/802.1Q network management protocol specifications, enabling compatibility with industry standard Ethernet and Fast Ethernet applications. 100BASE-FX is supported via an external fiber transceiver.

At the core of the device is the high performance, high efficiency 3 port Ethernet Switch Fabric. The Switch Fabric contains a 3 port VLAN layer 2 Switch Engine that supports untagged, VLAN tagged, and priority tagged frames. The Switch Fabric provides an extensive feature set which includes spanning tree protocol support, multicast packet filtering and Quality of Service (QoS) packet prioritization by VLAN tag, destination address, port default value or DIFFSERV/TOS, allowing for a range of prioritization implementations. 32K of buffer RAM allows for the storage of multiple packets while forwarding operations are completed, and a 512 entry forwarding table provides ample room for MAC address forwarding tables. Each port is allocated a cluster of 4 dynamic QoS queues which allow each queue size to grow and shrink with traffic, effectively utilizing all available memory. This memory is managed dynamically via the Buffer Manager block within the Switch Fabric. All aspects of the Switch Fabric are managed via the Switch Fabric configuration and status registers, which are indirectly accessible via the system control and status registers.

The LAN9355 provides 3 switched ports. Each port is fully compliant with the IEEE 802.3 standard and all internal MACs and PHYs support full/half duplex 10BASE-T and 100BASE-TX operation. The LAN9355 provides 2 on-chip PHYs, 2 Virtual PHYs and 3 MACs. The Virtual PHY and the third MAC are used to connect the Switch Fabric to an external MAC or PHY. In MAC mode, the device can be connected to an external PHY via the MII/RMII/Turbo MII interface. In PHY mode, the device can be connected to an external MAC via the MII/RMII/Turbo MII interface. Optionally, the internal PHY on Port 1 can be disabled and the associated Switch Fabric port operated in the MII/Turbo MII PHY, RMII PHY, MII/Turbo MII MAC, or RMII MAC modes. All ports support automatic or manual full duplex flow control or half duplex backpressure (forced collision) flow control. 2K jumbo packet (2048 byte) support allows for oversized packet transfers, effectively increasing throughput while decreasing CPU load. All MAC and PHY related settings are fully configurable via their respective registers within the device.

The integrated  $I^2C$  and SMI slave controllers allow for full serial management of the device via the integrated  $I^2C$  or MII interface, respectively. The inclusion of these interfaces allows for greater flexibility in the incorporation of the device into various designs. It is this flexibility which allows the device to operate in 2 different modes and under various management conditions. In both MAC and PHY modes, the device can be SMI managed or  $I^2C$  managed. This flexibility in management makes the LAN9355 a candidate for virtually all switch applications.

The LAN9355 supports numerous power management and wakeup features. The LAN9355 can be placed in a reduced power mode and can be programmed to issue an external wake signal (IRQ) via several methods, including "Magic Packet", "Wake on LAN", wake on broadcast, wake on perfect DA, and "Link Status Change". This signal is ideal for triggering system power-up using remote Ethernet wakeup events. The device can be removed from the low power state via a host processor command or one of the wake events.


The LAN9355 contains an I<sup>2</sup>C master EEPROM controller for connection to an optional EEPROM. This allows for the storage and retrieval of static data. The internal EEPROM Loader can be optionally configured to automatically load stored configuration settings from the EEPROM into the device at reset. The I<sup>2</sup>C management slave and master EEPROM controller share common pins.

In addition to the primary functionality described above, the LAN9355 provides additional features designed for extended functionality. These include a configurable 16-bit General Purpose Timer (GPT), a 32-bit 25MHz free running counter, a configurable GPIO/LED interface, and IEEE 1588 time stamping on all ports and all GPIOs. The IEEE time stamp unit provides a 64-bit tunable clock for accurate PTP timing and a timer comparator to allow time based interrupt generation.

The LAN9355 can be configured to operate via a single 3.3V supply utilizing an integrated 3.3V to 1.2V linear regulator. The linear regulator may be optionally disabled, allowing usage of a high efficiency external regulator for lower system power dissipation.

The LAN9355 is available in commercial and industrial temperature ranges. Figure 2-1 provides an internal block diagram of the LAN9355.






#### 3.0 PIN DESCRIPTIONS AND CONFIGURATION

#### 3.1 88-QFN Pin Assignments

#### FIGURE 3-1: 88-QFN PIN ASSIGNMENTS (TOP VIEW)



**Note:** When a "#" is used at the end of the signal name, it indicates that the signal is active low. For example, **RST**# indicates that the reset signal is active low.

The buffer type for each signal is indicated in the "Buffer Type" column of the pin description tables in Section 3.3, "Pin Descriptions". A description of the buffer types is provided in Section 1.2, "Buffer Types".

Table 3-1 details the 88-QFN package pin assignments in table format. As shown, select pin functions may change based on the device's mode of operation. For modes where a specific pin has no function, the table cell will be marked with "-".

Pin Number	Pin Name
1	OSCI
2	OSCO
3	OSCVDD12
4	OSCVSS
5	VDD33
6	VDDCR
7	REG_EN
8	FXLOSEN
9	FXSDA/FXLOSA/ <u>FXSDENA</u>
10	FXSDB/FXLOSB/ <u>FXSDENB</u>
11	NC
12	RST#
13	GPI07
14	GPI06
15	P1_IND3
16	P1_IND2
17	VDDIO
18	NC
19	P1_INER
20	P1_INCLK
21	P0_OUTD3
22	P0_OUTD2/ <u>P0_MODE3</u>
23	P1_IND1
24	P1_IND0
25	P1_INDV
26	LED5/GPIO5/ <u>PHYADD</u>
27	LED4/GPIO4/ <u>1588EN</u>
28	P0_OUTER/P0_SPEED
29	NC
30	VDDIO
31	NC
32	P0_OUTD1/ <u>P0_MODE2</u>


#### TABLE 3-1: 88-QFN PACKAGE PIN ASSIGNMENTS (CONTINUED)

Pin Number	Pin Name
33	P0_OUTD0/ <u>P0_MODE1</u>
34	P0_OUTDV
35	VDDCR
36	P0_OUTCLK/P0_REFCLK/ <u>P0_MODE0</u>
37	P0_INDV
38	P0_IND0
39	P0_IND1
40	P0_INCLK
41	P0_IND2
42	P0_IND3
43	VDDIO
44	P1_OUTER/P1_SPEED/P1_MDIO
45	NC
46	P0_INER
47	LED3/GPIO3/ <u>EEEEN</u>
48	P1_OUTD3
49	P1_OUTD2/ <u>P1_MODE3</u>
50	P1_OUTCLK/P1_REFCLK/ <u>P1_MODE0</u>
51	P1_OUTD1/ <u>P1_MODE2</u>
52	P1_OUTD0/ <u>P1_MODE1</u>
53	P1_OUTDV
54	P0_DUPLEX
55	VDDIO
56	VDDCR
57	P0_MDC
58	P0_MDIO
59	TESTMODE
60	I2CSDA/EESDA/TMS
61	I2CSCL/EESCL/TCK
62	IRQ
63	LED2/GPIO2/E2PSIZE
64	LED1/GPIO1/TDI/ <u>P1_INTPHY</u>
65	VDDIO
66	LED0/GPIO0/TDO/ <u>MNGT0</u>
67	NC

Pin Number	Pin Name
68	NC
69	P0_CRS
70	P0_COL
71	P1_DUPLEX/P1_MDC
72	P1_COL
73	P1_CRS
74	VDD33TXRX1
75	TXNA
76	ТХРА
77	RXNA
78	RXPA
79	VDD12TX1
80	RBIAS
81	VDD33BIAS
82	VDD12TX2
83	RXPB
84	RXNB
85	ТХРВ
86	TXNB
87	VDD33TXRX2
88	NC
Exposed Pad	VSS

#### TABLE 3-1: 88-QFN PACKAGE PIN ASSIGNMENTS (CONTINUED)

#### 3.2 80-TQFP-EP Pin Assignments



#### FIGURE 3-2: 80-TQFP-EP PIN ASSIGNMENTS (TOP VIEW)

**Note:** When a "#" is used at the end of the signal name, it indicates that the signal is active low. For example, **RST**# indicates that the reset signal is active low.

The buffer type for each signal is indicated in the "Buffer Type" column of the pin description tables in Section 3.3, "Pin Descriptions". A description of the buffer types is provided in Section 1.2, "Buffer Types".

Table 3-2 details the 80-TQFP-EP package pin assignments in table format. As shown, select pin functions may change based on the device's mode of operation. For modes where a specific pin has no function, the table cell will be marked with "-".

Pin Number	Pin Name				
1	OSCI				
2	OSCO				
3	OSCVDD12				
4	OSCVSS				
5	VDD33				
6	VDDCR				
7	REG_EN				
8	FXLOSEN				
9	FXSDA/FXLOSA/ <u>FXSDENA</u>				
10	FXSDB/FXLOSB/ <u>FXSDENB</u>				
11	RST#				
12	GPI07				
13	GPIO6				
14	P1_IND3				
15	P1_IND2				
16	VDDIO				
17	P1_INER				
18	P1_INCLK				
19	P0_OUTD3				
20	P0_OUTD2/ <u>P0_MODE3</u>				
21	P1_IND1				
22	P1_IND0				
23	P1_INDV				
24	LED5/GPIO5/ <u>PHYADD</u>				
25	LED4/GPIO4/ <u>1588EN</u>				
26	P0_OUTER/P0_SPEED				
27	VDDIO				
28	P0_OUTD1/ <u>P0_MODE2</u>				
29	P0_OUTD0/ <u>P0_MODE1</u>				
30	P0_OUTDV				
31	VDDCR				
32	P0_OUTCLK/P0_REFCLK/ <u>P0_MODE0</u>				

#### TABLE 3-2: 80-TQFP-EP PACKAGE PIN ASSIGNMENTS (CONTINUED)

Pin Number	Pin Name			
33	P0_INDV			
34	P0_IND0			
35	P0_IND1			
36	P0_INCLK			
37	P0_IND2			
38	P0_IND3			
39	VDDIO			
40	P1_OUTER/P1_SPEED/P1_MDIO			
41	P0_INER			
42	LED3/GPIO3/ <u>EEEEN</u>			
43	P1_OUTD3			
44	P1_OUTD2/ <u>P1_MODE3</u>			
45	P1_OUTCLK/P1_REFCLK/ <u>P1_MODE0</u>			
46	P1_OUTD1/ <u>P1_MODE2</u>			
47	P1_OUTD0/ <u>P1_MODE1</u>			
48	P1_OUTDV			
49	P0_DUPLEX			
50	VDDIO			
51	VDDCR			
52	P0_MDC			
53	P0_MDIO			
54	TESTMODE			
55	I2CSDA/EESDA/TMS			
56	I2CSCL/EESCL/TCK			
57	IRQ			
58	LED2/GPIO2/ <u>E2PSIZE</u>			
59	LED1/GPIO1/TDI/ <u>P1_INTPHY</u>			
60	VDDIO			
61	LED0/GPIO0/TDO/ <u>MNGT0</u>			
62	P0_CRS			
63	P0_COL			
64	P1_DUPLEX/P1_MDC			
65	P1_COL			
66	P1_CRS			
67	- VDD33TXRX1			

\_\_\_\_\_

TABLE 3-2:	80-TQFP-EP PACKAGE PIN ASSIGNMENTS (CONTINUED)
Pin Number	Pin Name
68	TXNA
69	ТХРА
70	RXNA
71	RXPA
72	VDD12TX1
73	RBIAS
74	VDD33BIAS
75	VDD12TX2
76	RXPB
77	RXNB
78	ТХРВ
79	TXNB
80	VDD33TXRX2
Exposed Pad	VSS

#### TABLE 3-2: 80-TQFP-EP PACKAGE PIN ASSIGNMENTS (CONTINUED)

#### 3.3 Pin Descriptions

This section contains descriptions of the various LAN9355 pins. The pin descriptions have been broken into functional groups as follows:

- LAN Port A Pin Descriptions
- LAN Port B Pin Descriptions
- LAN Port A & B Power and Common Pin Descriptions
- Switch Port 0 MII/RMII & Configuration Strap Pin Descriptions
- Switch Port 1 MII/RMII & Configuration Strap Pin Descriptions
- I2C Management Pin Descriptions
- EEPROM Pin Descriptions
- GPIO, LED & Configuration Strap Pin Descriptions
- Miscellaneous Pin Descriptions
- JTAG Pin Descriptions
- Core and I/O Power Pin Descriptions

Num Pins	Name	Symbol	Buffer Type	Description
1	Port A TP TX/RX Positive Channel 1	ТХРА	AIO	Port A Twisted Pair Transmit/Receive Positive Channel 1. See Note 1
	Port A FX TX Positive		OLVPECL	Port A Fiber Transmit Positive.
1	Port A TP TX/RX Negative Channel 1	TXNA	AIO	Port A Twisted Pair Transmit/Receive Negative Channel 1. See Note 1.
	Port A FX TX Negative		OLVPECL	Port A Fiber Transmit Negative.
1	Port A TP TX/RX Positive Channel 2	RXPA	AIO	Port A Twisted Pair Transmit/Receive Positive Channel 2. See Note 1.
	Port A FX RX Positive		AI	Port A Fiber Receive Positive.
1	Port A TP TX/RX Negative Channel 2	RXNA	AIO	Port A Twisted Pair Transmit/Receive Negative Channel 2. See Note 1.
	Port A FX RX Negative		AI	Port A Fiber Receive Negative.

#### TABLE 3-3: LAN PORT A PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
1	Port A FX Signal Detect (SD)	FXSDA	ILVPECL	Port A Fiber Signal Detect. When FX-LOS mode is not selected, this pin functions as the Signal Detect input from the external transceiver. A level above 2 V (typ.) indicates valid signal. When FX-LOS mode is selected, the input buffer is disabled.
	Port A FX Loss Of Signal (LOS)	FXLOSA	IS (PU)	Port A Fiber Loss of Signal. When FX-LOS mode is selected (via fx_los_strap_1), this pin functions as the Loss of Signal input from the external transceiver. A high indicates LOS while a low indicates valid signal. When FX-LOS mode is not selected, the input buffer and pull-up are disabled.
	Port A FX-SD Enable Strap	<u>FXSDENA</u>	AI	Port A FX-SD Enable. When FX-LOS mode is not selected, this strap input selects between FX-SD and copper twisted pair mode. A level above 1 V (typ.) selects FX-SD. When FX-LOS mode is selected, the input buffer is disabled. See Note 2.

TABLE 3-3: LAN PORT A PIN DESCRIPTIONS (CONTINUED)	TABLE 3-3:	LAN PORT A PIN DESCRIPTIONS (CONTINUED)
--	------------	---

- Note 1: In copper mode, either channel 1 or 2 may function as the transmit pair while the other channel functions as the receive pair. The pin name symbols for the twisted pair pins apply to a normal connection. If HP Auto-MDIX is enabled and a reverse connection is detected or manually selected, the RX and TX pins will be swapped internally.
- Note 2: Configuration strap pins are identified by an underlined symbol name. Configuration strap values are latched on power-on reset or RST# de-assertion. Refer to Section 7.0, "Configuration Straps," on page 72 for more information.

Port A is connected to the Switch Fabric port 1. Note:

TABL	TABLE 3-4: LAN PORT B PIN DESCRIPTIONS					
Num Pins	Name	Symbol	Buffer Type	Description		
1	Port B TP TX/RX Positive Channel 1	ТХРВ	AIO	Port B Twisted Pair Transmit/Receive Positive Channel 1. See Note 3		
	Port B FX TX Positive		OLVPECL	Port B Fiber Transmit Positive.		
1	Port B TP TX/RX Negative Channel 1	TXNB	AIO	Port B Twisted Pair Transmit/Receive Negative Channel 1. See Note 3.		
	Port B FX TX		OLVPECL	Port B Fiber Transmit Negative.		

Negative

Num Pins	Name	Symbol	Buffer Type	Description
1	Port BTP TX/RX Positive Channel 2	RXPB	AIO	Port B Twisted Pair Transmit/Receive Positive Channel 2. See Note 3.
	Port B FX RX Positive		AI	Port B Fiber Receive Positive.
1	Port B TP TX/RX Negative Channel 2	RXNB	AIO	Port B Twisted Pair Transmit/Receive Negative Channel 2. See Note 3.
	Port B FX RX Negative		AI	Port B Fiber Receive Negative.
1	Port B FX Signal Detect (SD)	FXSDB	ILVPECL	Port B Fiber Signal Detect. When FX-LOS mode is not selected, this pin functions as the Signal Detect input from the external transceiver. A level above 2 V (typ.) indicates valid signal. When FX-LOS mode is selected, the input buffer is disabled.
	Port B FX Loss Of Signal (LOS)	FXLOSB	IS (PU)	Port B Fiber Loss of Signal. When FX-LOS mode is selected (via fx_los_strap_2), this pin functions as the Loss of Signal input from the external transceiver. A high indicates LOS while a low indicates valid signal. When FX-LOS mode is not selected, the input buffer and pull-up are disabled.
	Port B FX-SD Enable Strap	<u>FXSDENB</u>	AI	Port B FX-SD Enable. When FX-LOS mode is not selected, this strap input selects between FX-SD and copper twisted pair mode. A level above 1 V (typ.) selects FX-SD. When FX-LOS mode is selected, the input buffer is disabled.
				See Note 4.

#### TABLE 3-4: LAN PORT B PIN DESCRIPTIONS (CONTINUED)

**Note 3:** In copper mode, either channel 1 or 2 may function as the transmit pair while the other channel functions as the receive pair. The pin name symbols for the twisted pair pins apply to a normal connection. If HP Auto-MDIX is enabled and a reverse connection is detected or manually selected, the RX and TX pins will be swapped internally.

**Note 4:** Configuration strap pins are identified by an underlined symbol name. Configuration strap values are latched on power-on reset or **RST**# de-assertion. Refer to Section 7.0, "Configuration Straps," on page 72 for more information.

Note: Port B is connected to Switch Fabric port 2.

Num Pins	Name	Symbol	Buffer Type	Description
1	Bias Reference	RBIAS	AI	Used for internal bias circuits. Connect to an exter- nal 12.1 kΩ, 1% resistor to ground. Refer to the device reference schematic for connec- tion information. <b>Note:</b> The nominal voltage is 1.2 V and the resistor will dissipate approximately 1 mW of power.
1	Port A and B FX-LOS Enable Strap	<u>FXLOSEN</u>	AI	<ul> <li>Port A and B FX-LOS Enable. This 3 level strap input selects between FX-LOS and FX-SD / copper twisted pair mode.</li> <li>A level below 1 V (typ.) selects FX-SD / copper twisted pair for ports A and B, further determined by FXSDENA and FXSDENB.</li> <li>A level of 1.5 V selects FX-LOS for port A and FX-SD / copper twisted pair for port B, further determined by FXSDENB.</li> <li>A level above 2 V (typ.) selects FX-LOS for ports A and B.</li> </ul>
1	+3.3 V Port A Analog Power Supply	VDD33TXRX1	Р	See Note 5.
1	+3.3 V Port B Analog Power Supply	VDD33TXRX2	Р	See Note 5.
1	+3.3 V Master Bias Power Supply	VDD33BIAS	Р	See Note 5.
1	Port A Transmitter +1.2 V Power Supply	VDD12TX1	Ρ	This pin is supplied from either an external 1.2 V supply or from the device's internal regulator via the PCB. This pin must be tied to the <b>VDD12TX2</b> pin for proper operation. See Note 5.
1	Port B Transmitter +1.2 V Power Supply	VDD12TX2	Ρ	This pin is supplied from either an external 1.2 V supply or from the device's internal regulator via the PCB. This pin must be tied to the <b>VDD12TX1</b> pin for proper operation. See Note 5.

#### TABLE 3-5: LAN PORT A & B POWER AND COMMON PIN DESCRIPTIONS

**Note 5:** Refer to Section 4.0, "Power Connections," on page 43, the device reference schematics, and the device LANCheck schematic checklist for additional connection information.

Num Pins	Name	Symbol	Buffer Type	Description
	Port 0 MII Input Data 3	P0_IND3	VIS (PD)	<b>MII MAC Mode:</b> This pin is the receive data 3 bit from the external PHY to the switch.
1			VIS (PD)	<b>MII PHY Mode:</b> This pin is the transmit data 3 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
		P0_IND2	VIS (PD)	<b>MII MAC Mode:</b> This pin is the receive data 2 bit from the external PHY to the switch.
1	Port 0 MII Input Data 2		VIS (PD)	<b>MII PHY Mode:</b> This pin is the transmit data 2 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
	Port 0 MII/RMII Input Data 1	DO IND1	VIS (PD)	<b>MII MAC Mode:</b> This pin is the receive data 1 bit from the external PHY to the switch.
1			VIS (PD)	<b>MII PHY Mode:</b> This pin is the transmit data 1 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).
			VIS (PD)	<b>RMII MAC Mode:</b> This pin is the receive data 1 bit from the external PHY to the switch.
			VIS (PD)	<b>RMII PHY Mode:</b> This pin is the transmit data 1 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).

	ABLE 3-6: SWITCH PORT 0 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS					
Num Pins	Name	Symbol	Buffer Type	Description		
			VIS (PD)	<b>MII MAC Mode:</b> This pin is the receive data 0 bit from the external PHY to the switch.		
1	Port 0 MII/RMII	P0_IND0	VIS (PD)	<b>MII PHY Mode:</b> This pin is the transmit data 0 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).		
I	Input Data 0		VIS (PD)	<b>RMII MAC Mode:</b> This pin is the receive data 0 bit from the external PHY to the switch.		
			VIS (PD)	<b>RMII PHY Mode:</b> This pin is the transmit data 0 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).		
	Port 0 MII/RMII Input Data Valid	P0_INDV	VIS (PD)	MII MAC Mode: This pin is the RX_DV signal from the external PHY and indicates valid data on P0_IND[3:0] and P0_INER.		
1			VIS (PD)	MII PHY Mode: This pin is the TX_EN signal from the external MAC and indicates valid data on P0_IND[3:0] and P0_INER. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).		
			VIS (PD)	<b>RMII MAC Mode:</b> This pin is the CRS_DV signal from the external PHY.		
			VIS (PD)	<b>RMII PHY Mode:</b> This pin is the TX_EN signal from the external MAC and indicates valid data on <b>P0_IND[1:0]</b> . The pull-down and input buffer are dis- abled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).		
	Port 0 MII/RMII Input Error	DA INED	VIS (PD)	<b>MII MAC Mode:</b> This pin is the RX_ER signal from the external PHY and indicates a receive error in the packet or that Lower Power Idle is being received.		
1			VIS (PD)	MII PHY Mode: This pin is the TX_ER signal from the external MAC and indicates that the current packet should be aborted. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).		
			VIS (PD)	<b>RMII MAC Mode:</b> This pin is the RX_ER signal from the external PHY and indicates a receive error in the packet.		
			-	RMII PHY Mode: This pin is not used.		

#### TABLE 3-6: SWITCH PORT 0 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
			VIS (PD)	MII MAC Mode: This pin is an input and is used as the reference clock for the P0_IND[3:0], P0_INER and P0_INDV pins. It is connected to the receive clock of the external PHY.
1	Port 0 MII Input Clock	P0_INCLK	VO12/ VO16 Note 6	MII PHY Mode: This pin is an output and is used as the reference clock for the P0_IND[3:0], P0_INER and P0_INDV pins. It is connected to the transmit clock of the external MAC. The output driver is dis- abled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x). When operating at 200 Mbps, the choice of drive strength is based on the setting of the RMII/Turbo MII Clock Strength bit in the Port 0 Port x Virtual PHY Special Control/Sta- tus Register (VPHY_SPECIAL_CONTROL_STA- TUS_x). A low selects a 12 mA drive, while a high selects a 16 mA drive.
			-	RMII MAC and RMII PHY Modes: This pin is not used.
	Port 0 MII Output Data 3	P0_OUTD3	VO8	<b>MII MAC Mode:</b> This pin is the transmit data 3 bit from the switch to the external PHY.
1			VO8	<b>MII PHY Mode:</b> This pin is the receive data 3 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
		P0_OUTD2	VO8	<b>MII MAC Mode:</b> This pin is the transmit data 2 bit from the switch to the external PHY.
	Port 0 MII Output Data 2		VO8	<b>MII PHY Mode:</b> This pin is the receive data 2 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
1			-	RMII MAC and RMII PHY Modes: This pin is not used.
	Port 0 Mode[3] Configuration Strap	<u>P0 MODE3</u>	VIS (PU) Note 8	This strap configures the mode for Port 0. See Note 7. Refer to Table 7-3, "Port 0 Mode Strap Mapping," on page 87 for the Port 0 strap settings.

#### TABLE 3-6: SWITCH PORT 0 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
			VO8	<b>MII MAC Mode:</b> This pin is the transmit data 1 bit from the switch to the external PHY.
	Port 0 MII/RMII	P0_OUTD1	VO8	<b>MII PHY Mode:</b> This pin is the receive data 1 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
	Output Data 1	P0_001D1	VO8	<b>RMII MAC Mode:</b> This pin is the transmit data 1 bit from the switch to the external PHY.
1			VO8	<b>RMII PHY Mode:</b> This pin is the receive data 1 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
	Port 0 Mode[2] Configuration Strap	P0 MODE2	VIS (PU) Note 8	This strap configures the mode for Port 0. See Note 7. Refer to Table 7-3, "Port 0 Mode Strap Mapping," on page 87 for the Port 0 strap settings.
	Port 0 MII/RMII	P0_OUTD0	VO8	<b>MII MAC Mode:</b> This pin is the transmit data 0 bit from the switch to the external PHY.
			VO8	<b>MII PHY Mode:</b> This pin is the receive data 0 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
	Output Data 0		VO8	<b>RMII MAC Mode:</b> This pin is the transmit data 0 bit from the switch to the external PHY.
1			VO8	<b>RMII PHY Mode:</b> This pin is the receive data 0 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
	Port 0 Mode[1] Configuration Strap	<u>P0 MODE1</u>	VIS (PU) Note 8	This strap configures the mode for Port 0. See Note 7. Refer to Table 7-3, "Port 0 Mode Strap Mapping," on page 87 for the Port 0 strap settings.

#### TABLE 3-6: SWITCH PORT 0 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
			VO8	MII MAC Mode: This pin is the TX_EN signal to the external PHY and indicates valid data on P0_OUTD[3:0].
1	Port 0 MII/RMII Output Data	P0_OUTDV	VO8	<b>MII PHY Mode:</b> This pin is the RX_DV signal to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BA-SIC_CTRL_x).
	Valid		VO8	<b>RMII MAC Mode:</b> This pin is the TX_EN signal to the external PHY.
			VO8	<b>RMII PHY Mode:</b> This pin is the CRS_DV signal to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
	Port 0 MII Output Data Error	P0_OUTER	VO8	<b>MII MAC Mode:</b> This pin is the TX_ER signal to the external PHY and is used to send Lower Power Idle.
1	Port 0 Speed	P0_SPEED	VIS (PU)	RMII MAC Mode: This pin can be changed at any time (live value) and is typically tied to the speed indication from the external PHY. It can be overrid- den by the Speed Select LSB (VPHY SPEED_SEL_LSB) bit in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x) by clearing the Auto-Negotiation (VPHY_AN) bit in the same register. The polarity of this pin is determined by the speed_pol_strap_0.
	-	-	-	MII PHY and RMII PHY Modes: This pin is not used.
1	Port 0 MII/RMII Duplex	P0_DUPLEX	VIS (PU)	MII MAC and RMII MAC Modes: This pin can be changed at any time (live value) and is typically tied to the duplex indication from the external PHY. It can be overridden by the Duplex Mode (VPHY_DU- PLEX) bit in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x) by clear- ing the Auto-Negotiation (VPHY_AN) bit in the same register. The polarity of this pin is determined by the duplex- _pol_strap_0.
			-	MII PHY and RMII PHY Modes: This pin is not used.

Num Pins	Name	Symbol	Buffer Type	Description
			VIS (PD)	MII MAC Mode: This pin is an input and is used as the reference clock for the P0_OUT[3:0], P0_OUTDV and P0_OUTER pins. It is connected to the transmit clock of the external PHY.
1	Port 0 MII Output Clock	P0_OUTCLK	VO12/ VO16 Note 6	MII PHY Mode: This pin is an output and is used as the reference clock for the P0_OUT[3:0] and P0_OUTDV pins. It is connected to the receive clock of the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x). When operating at 200 Mbps, the choice of drive strength is based on the setting of the RMII/Turbo MII Clock Strength bit in the Port 0 Port x Virtual PHY Special Control/Sta- tus Register (VPHY_SPECIAL_CONTROL_STA- TUS_x). A low selects a 12 mA drive, while a high selects a 16 mA drive.

#### TABLE 3-6: SWITCH PORT 0 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
			VIS/ VO12/ VO16 (PD) Note 6	<ul> <li>RMII MAC Mode: This pin is an input or an output running at 50 MHz and is used as the reference clock for the P0_IND[1:0], P0_INDV, P0_OUTD[1:0], and P0_OUTDV pins. The choice of input verses output is based on the setting of the RMII Clock Direction bit in the Port 0 Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CON-TROL_STATUS_x). A low selects P0_OUTCLK as an input and a high selects P0_OUTCLK as an input, the pull-down is enabled by default.</li> <li>As an output, the input buffer and pull-down are disabled. The choice of drive strength is based on the MII Virtual PHY RMII/Turbo MII Clock Strength bit. A low selects a 12 mA drive, while a high selects a 16 mA drive.</li> </ul>
1 (cont.)	Port 0 RMII Reference Clock	P0_REFCLK	VIS/ VO12/ VO16 (PD) Note 6	RMII PHY Mode: This pin is an input or an output running at 50 MHz and is used as the reference clock for the P0_IND[1:0], P0_INDV, P0_OUTD[1:0], and P0_OUTDV pins. The choice of input verses output is based on the setting of the RMII Clock Direction bit in the Port 0 Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CON-TROL_STATUS_x). A low selects P0_OUTCLK as an input and a high selects P0_OUTCLK as an output.         As an input, the pull-down is normally enabled. The input buffer and pull-down are disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C-TRL_x).         As an output, the input buffer and pull-down are disabled. The choice of drive strength is based on the MII Virtual PHY RMII/Turbo MII Clock Strength bit. A low selects a 12 mA drive, while a high selects a 16 mA drive. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C-TRL_x).
	Port 0 Mode[0] Configuration Strap	<u>P0 MODE0</u>	VIS (PU) Note 8	This strap configures the mode for Port 0. See Note 7. Refer to Table 7-3, "Port 0 Mode Strap Mapping," on page 87 for the Port 0 strap settings.

#### TABLE 3-6: SWITCH PORT 0 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
			VIS (PU)	<b>MII MAC Mode:</b> This pin is an input from the external PHY and indicates a collision event.
1	Port 0 MII Collision	P0_COL	VO8	<b>MII PHY Mode:</b> This pin is an output to the external MAC indicating a collision event. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
			VIS (PU)	<b>MII MAC Mode:</b> This pin is an input from the external PHY and indicates a network carrier.
1	Port 0 MII Carrier Sense	P0_CRS	VO8	MII PHY Mode: This pin is an output to the external MAC indicating a network carrier. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 0 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
			VIS/VO8	<b>SMI/MII Slave Management Modes:</b> This is the management data to/from an external master and is used to access port 0's Virtual PHY, the two physical PHYs and internal registers.
	Port 0 SMI/MII			MII Master Management Modes: This is the man- agement data to/from an external PHY(s).
1	Management Data Input/Output	P0_MDIO		Note: An external pull-up is required when the SMI or MII management interface is used, to ensure that the IDLE state of the MDIO signal is a logic one.
				Note: An external pull-up is recommended when the SMI or MII management inter- face is not used, to avoid a floating sig- nal.
	Port 0 SMI/MII Management Clock	P0_MDC	VIS	<b>SMI/MII Slave Management Modes:</b> This is the management clock input from an external master and is used to access port 0's Virtual PHY, the two physical PHYs and internal registers.
1				Note: When SMI or MII is not used, an external pull-down is recommended to avoid a floating signal.
			VO8	MII Master Management Modes: This is the man- agement clock output to an external PHY(s).

#### TABLE 3-6: SWITCH PORT 0 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Note 6: A series terminating resistor is recommended for the best PCB signal integrity.

**Note 7:** Configuration strap pins are identified by an underlined symbol name. Configuration strap values are latched on power-on reset or **RST#** de-assertion. Refer to Section 7.0, "Configuration Straps," on page 72 for more information.

**Note 8:** An external supplemental pull-up may be needed, depending upon the input current loading of the external MAC/PHY device.

TABLE 3-7:	SWITCH PORT 1 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS
------------	---

Num Pins	Name	Symbol	Buffer Type	Description
			VIS (PD)	<b>MII MAC Mode:</b> This pin is the receive data 3 bit from the external PHY to the switch.
1	Port 1 MII Input Data 3	P1_IND3	VIS (PD)	<b>MII PHY Mode:</b> This pin is the transmit data 3 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
			(PD)	Internal PHY Mode: This pin is not used.
			VIS (PD)	<b>MII MAC Mode:</b> This pin is the receive data 2 bit from the external PHY to the switch.
1	Port 1 MII Input Data 2	P1_IND2	VIS (PD)	<b>MII PHY Mode:</b> This pin is the transmit data 2 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
			(PD)	Internal PHY Mode: This pin is not used.
		II P1_IND1	VIS (PD)	<b>MII MAC Mode:</b> This pin is the receive data 1 bit from the external PHY to the switch.
			VIS (PD)	<b>MII PHY Mode:</b> This pin is the transmit data 1 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).
1	Port 1 MII/RMII Input Data 1		VIS (PD)	<b>RMII MAC Mode:</b> This pin is the receive data 1 bit from the external PHY to the switch.
			VIS (PD)	<b>RMII PHY Mode:</b> This pin is the transmit data 1 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).
			(PD)	Internal PHY Mode: This pin is not used.

TABL				RATION STRAP PIN DESCRIPTIONS
Num Pins	Name	Symbol	Buffer Type	Description
			VIS (PD)	<b>MII MAC Mode:</b> This pin is the receive data 0 bit from the external PHY to the switch.
	Port 1 MII/RMII		VIS (PD)	<b>MII PHY Mode:</b> This pin is the transmit data 0 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).
1	Input Data 0	P1_IND0	VIS (PD)	<b>RMII MAC Mode:</b> This pin is the receive data 0 bit from the external PHY to the switch.
			VIS (PD)	<b>RMII PHY Mode:</b> This pin is the transmit data 0 bit from the external MAC to the switch. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C- TRL_x).
			(PD)	Internal PHY Mode: This pin is not used.
	Port 1 MII/RMII	P1_INDV	VIS (PD)	MII MAC Mode: This pin is the RX_DV signal from the external PHY and indicates valid data on P1_IND[3:0] and P1_INER.
			VIS (PD)	MII PHY Mode: This pin is the TX_EN signal from the external MAC and indicates valid data on P1_IND[3:0] and P1_INER. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
1	Input Data Valid		VIS (PD)	<b>RMII MAC Mode:</b> This pin is the CRS_DV signal from the external PHY.
			VIS (PD)	<b>RMII PHY Mode:</b> This pin is the TX_EN signal from the external MAC and indicates valid data on <b>P1_IND[1:0]</b> . The pull-down and input buffer are dis- abled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			(PD)	Internal PHY Mode: This pin is not used.
		P1_INER	VIS (PD)	<b>MII MAC Mode:</b> This pin is the RX_ER signal from the external PHY and indicates a receive error in the packet or that Lower Power Idle is being received.
1	Port 1 MII/RMII Input Error		VIS (PD)	<b>MII PHY Mode:</b> This pin is the TX_ER signal from the external MAC and indicates that the current packet should be aborted. The pull-down and input buffer are disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			VIS (PD)	<b>RMII MAC Mode:</b> This pin is the RX_ER signal from the external PHY and indicates a receive error in the packet.
			-	RMII PHY Mode: This pin is not used.
			(PD)	Internal PHY Mode: This pin is not used.

#### TABLE 3-7: SWITCH PORT 1 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
		P1_INCLK	VIS (PD)	MII MAC Mode: This pin is an input and is used as the reference clock for the P1_IND[3:0], P1_INER and P1_INDV pins. It is connected to the receive clock of the external PHY.
1	Port 1 MII Input Clock		VO12/ VO16 Note 9	MII PHY Mode: This pin is an output and is used as the reference clock for the P1_IND[3:0], P1_INER and P1_INDV pins. It is connected to the transmit clock of the external MAC. The output driver is dis- abled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x). When operating at 200 Mbps, the choice of drive strength is based on the setting of the RMII/Turbo MII Clock Strength bit in the Port 1 Port x Virtual PHY Special Control/Sta- tus Register (VPHY_SPECIAL_CONTROL_STA- TUS_x). A low selects a 12 mA drive, while a high selects a 16 mA drive.
			-	RMII MAC and RMII PHY Modes: This pin is not used.
			(PD)	Internal PHY Mode: This pin is not used.
	Port 1 MII Output Data 3	P1_OUTD3	VO8	<b>MII MAC Mode:</b> This pin is the transmit data 3 bit from the switch to the external PHY.
1			VO8	<b>MII PHY Mode:</b> This pin is the receive data 3 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
			-	Internal PHY Mode: This pin is not used.
		P1_OUTD2	VO8	<b>MII MAC Mode:</b> This pin is the transmit data 2 bit from the switch to the external PHY.
	Port 1 MII Output Data 2		VO8	<b>MII PHY Mode:</b> This pin is the receive data 2 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
1			-	RMII MAC and RMII PHY Modes: This pin is not used.
			-	Internal PHY Mode: This pin is not used.
	Port 1 Mode[3] Configuration	P1 MODE3	VIS (PU)	This strap configures the mode for Port 1. See Note 10.
	Strap		Note 11	Refer to Table 7-4, "Port 1 Mode Strap Mapping," on page 87 for the Port 1 strap settings.

Num Pins	Name	Symbol	Buffer Type	Description
			VO8	<b>MII MAC Mode:</b> This pin is the transmit data 1 bit from the switch to the external PHY.
			VO8	<b>MII PHY Mode:</b> This pin is the receive data 1 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
	Port 1 MII/RMII Output Data 1	P1_OUTD1	VO8	<b>RMII MAC Mode:</b> This pin is the transmit data 1 bit from the switch to the external PHY.
1			VO8	<b>RMII PHY Mode:</b> This pin is the receive data 1 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			-	Internal PHY Mode: This pin is not used.
	Port 1 Mode[2] Configuration Strap	<u>P1_MODE2</u>	VIS (PU) Note 11	This strap configures the mode for Port 1. See Note 10. Refer to Table 7-4, "Port 1 Mode Strap Mapping," on page 87 for the Port 1 strap settings.
	Port 1 MII/RMII Output Data 0	P1_OUTD0	VO8	<b>MII MAC Mode:</b> This pin is the transmit data 0 bit from the switch to the external PHY.
			VO8	<b>MII PHY Mode:</b> This pin is the receive data 0 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			VO8	<b>RMII MAC Mode:</b> This pin is the transmit data 0 bit from the switch to the external PHY.
1			VO8	<b>RMII PHY Mode:</b> This pin is the receive data 0 bit from the switch to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			-	Internal PHY Mode: This pin is not used.
	Port 1 Mode[1] Configuration Strap	<u>P1_MODE1</u>	VIS (PU) Note 11	This strap configures the mode for Port 1. See Note 10. Refer to Table 7-4, "Port 1 Mode Strap Mapping," on page 87 for the Port 1 strap settings.

#### TABLE 3-7: SWITCH PORT 1 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
1	Port 1 MII/RMII Output Data Valid	P1_OUTDV	VO8	<b>MII MAC Mode:</b> This pin is the TX_EN signal to the external PHY and indicates valid data on <b>P1_OUTD[3:0]</b> .
			VO8	<b>MII PHY Mode:</b> This pin is the RX_DV signal to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BA-SIC_CTRL_x).
			VO8	<b>RMII MAC Mode:</b> This pin is the TX_EN signal to the external PHY.
			VO8	<b>RMII PHY Mode:</b> This pin is the CRS_DV signal to the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			-	Internal PHY Mode: This pin is not used.
1	Port 1 MII Output Data Error	P1_OUTER	VO8	<b>MII MAC Mode:</b> This pin is the TX_ER signal to the external PHY and is used to send Lower Power Idle.
	Port 1 Speed	P1_SPEED	VIS (PU)	<b>RMII MAC Mode:</b> This pin can be changed at any time (live value) and is typically tied to the speed indication from the external PHY. It can be overridden by the Speed Select LSB (VPHY SPEED_SEL_LSB) bit in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C-TRL_x) by clearing the Auto-Negotiation (VPHY_AN) bit in the same register.
				The polarity of this pin is determined by the speed strap 1.
	Port 1 Management Data Input/Output	P1_MDIO	VIS/VO8	<b>MII PHY and RMII PHY Modes:</b> This is the man- agement data to/from an external master and is used to access port 1's Virtual PHY.
				<b>Note:</b> An external pull-up is required when the MII management interface is used, to ensure that the IDLE state of the MDIO signal is a logic one.
				Note: To avoid a floating signal, an external pull-up is recommended when the MII management interface is not used.
	-	-	(PD)	Internal PHY Mode: This pin is not used.

#### TABLE 3-7: SWITCH PORT 1 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
1	Port 1 MII/RMII Duplex	P1_DUPLEX	VIS (PU)	MII MAC and RMII MAC Modes: This pin can be changed at any time (live value) and is typically tied to the duplex indication from the external PHY. It can be overridden by the Duplex Mode (VPHY_DU- PLEX) bit in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x) by clear- ing the Auto-Negotiation (VPHY_AN) bit in the same register. The polarity of this pin is determined by the duplex- _pol_strap_1.
	Port 1 MII/RMII Management Clock	P1_MDC	VIS	MII PHY and RMII PHY Modes: This is the management clock input from an external master and is used to access port 1's Virtual PHY.         Note:       To avoid a floating signal, an external pull-down is recommended when the MII management interface is not used.
	-	-	(PU)	Internal PHY Mode: This pin is not used.
	Port 1 MII Output Clock P1_OUTCLK		VIS (PD)	MII MAC Mode: This pin is an input and is used as the reference clock for the P1_OUT[3:0], P1_OUTDV and P1_OUTER pins. It is connected to the transmit clock of the external PHY.
1		VO12/ VO16 Note 9	MII PHY Mode: This pin is an output and is used as the reference clock for the P1_OUT[3:0] and P1_OUTDV pins. It is connected to the receive clock of the external MAC. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x). When operating at 200 Mbps, the choice of drive strength is based on the setting of the RMII/Turbo MII Clock Strength bit in the Port 1 Port x Virtual PHY Special Control/Sta- tus Register (VPHY_SPECIAL_CONTROL_STA- TUS_x). A low selects a 12 mA drive, while a high selects a 16 mA drive.	

## TABLE 3-7: SWITCH PORT 1 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
_			VIS/ VO12/ VO16 (PD) Note 9	<ul> <li>RMII MAC Mode: This pin is an input or an output running at 50 MHz and is used as the reference clock for the P1_IND[1:0], P1_INDV, P1_OUTD[1:0], and P1_OUTDV pins. The choice of input verses output is based on the setting of the RMII Clock Direction bit in the Port 1 Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CON-TROL_STATUS_x). A low selects P1_OUTCLK as an input and a high selects P1_OUTCLK as an input, the pull-down is enabled by default.</li> <li>As an output, the input buffer and pull-down are disabled. The choice of drive strength is based on the MII Virtual PHY RMII/Turbo MII Clock Strength bit. A low selects a 12 mA drive, while a high selects a 16 mA drive.</li> </ul>
1 (cont.)	Port 1 RMII Reference Clock	P1_REFCLK	VIS/ VO12/ VO16 (PD) Note 9	<ul> <li>RMII PHY Mode: This pin is an input or an output running at 50 MHz and is used as the reference clock for the P1_IND[1:0], P1_INDV, P1_OUTD[1:0], and P1_OUTDV pins. The choice of input verses output is based on the setting of the RMII Clock Direction bit in the Port 1 Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CON-TROL_STATUS_x). A low selects P1_OUTCLK as an input and a high selects P1_OUTCLK as an output.</li> <li>As an input, the pull-down is normally enabled. The input buffer and pull-down are disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_C-TRL_x).</li> <li>As an output, the input buffer and pull-down are disabled. The choice of drive strength is based on the MII Virtual PHY RMII/Turbo MII Clock Strength bit. A low selects a 12 mA drive, while a high selects a 16 mA drive. The output driver is disabled when the</li> </ul>
			(PD)	Isolate (VPHY_ISO) bit is set in the Port 1 Port x Vir- tual PHY Basic Control Register (VPHY_BASIC_C- TRL_x). Internal PHY Mode: This pin is not used.
				· · ·
	Port 1 Mode[0] Configuration Strap	<u>P1 MODE0</u>	VIS (PU) Note 11	This strap configures the mode for Port 1. See Note 10. Refer to Table 7-4, "Port 1 Mode Strap Mapping," on page 87 for the Port 1 strap settings.

# TABLE 3-7: SWITCH PORT 1 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
			VIS (PU)	<b>MII MAC Mode:</b> This pin is an input from the external PHY and indicates a collision event.
1	Port 1 MII Collision	P1_COL	VO8	<b>MII PHY Mode:</b> This pin is an output to the external MAC indicating a collision event. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
			(PU)	Internal PHY Mode: This pin is not used.
			used.	
1	Port 1 MII Carrier Sense	P1_CRS	VO8	<b>MII PHY Mode:</b> This pin is an output to the external MAC indicating a network carrier. The output driver is disabled when the Isolate (VPHY_ISO) bit is set in the Port 1 Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x).
			-	RMII MAC and RMII PHY Modes: This pin is not used.
			(PD)	Internal PHY Mode: This pin is not used.

 TABLE 3-7:
 SWITCH PORT 1 MII/RMII & CONFIGURATION STRAP PIN DESCRIPTIONS

Note 9: A series terminating resistor is recommended for the best PCB signal integrity.

**Note 10:** Configuration strap pins are identified by an underlined symbol name. Configuration strap values are latched on power-on reset or **RST**# de-assertion. Refer to Section 7.0, "Configuration Straps," on page 72 for more information.

**Note 11:** An external supplemental pull-up may be needed, depending upon the input current loading of the external MAC/PHY device.

Num Pins	Name	Symbol	Buffer Type	Description
1	l <sup>2</sup> C Slave Serial Data	I2CSDA	VIS/VOD8	This pin is the I <sup>2</sup> C serial data input/output from/to the external master
	Input/Output			<b>Note:</b> This pin must be pulled-up by an external resistor at all times.
	120 01-11-1			This pin is the I <sup>2</sup> C clock input from the external master.
1	l <sup>2</sup> C Slave Serial Clock	I2CSCL	VIS	Note: These signals are not driven (high impedance) until the EEPROM is loaded.

### TABLE 3-9: EEPROM PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
1	EEPROM I <sup>2</sup> C Serial Data Input/Output	EESDA	VIS/VOD8	device is accessing an external EEPROM the I <sup>2</sup> C serial data input/open-drain out- This pin must be pulled-up by an exter- nal resistor at all times.

TABLE 3-9:	EEPROM PIN DESCRIPTIONS (CONTINUED)
------------	-------------------------------------

Num Pins	Name	Symbol	Buffer Type	Description
1	EEPROM I <sup>2</sup> C	EESCL	VIS/VOD8	When the device is accessing an external EEPROM this pin is the I <sup>2</sup> C clock input/open-drain output.
I	Serial Clock	EESCL	VI3/VOD8	<b>Note:</b> This pin must be pulled-up by an external resistor at all times.

Num Pins	Name	Symbol	Buffer Type	Description
1	General Purpose I/O 7	GPIO7	VIS/VO12/ VOD12 (PU)	This pin is configured to operate as a GPIO. The pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Reg- ister (GPIO_CFG) and the General Purpose I/O Data & Direction Register (GPIO_DATA_DIR).
1	General Purpose I/O 6	GPIO6	VIS/VO12/ VOD12 (PU)	This pin is configured to operate as a GPIO. The pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Reg- ister (GPIO_CFG) and the General Purpose I/O Data & Direction Register (GPIO_DATA_DIR).
	LED 5	LED5	VO12/ VOD12/ VOS12	This pin is configured to operate as an LED when the LED 5 Enable bit of the LED Configuration Reg- ister (LED_CFG) is set. The buffer type depends on the setting of the LED Function 2-0 (LED_FUN[2:0]) field in the LED Configuration Register (LED_CFG) and is configured to be either a push-pull or open- drain/open-source output. When selected as an open-drain/open-source output, the polarity of this pin depends upon the <u>PHYADD</u> strap value sam- pled at reset. <b>Note:</b> Refer to Section 17.3, "LED Operation,"
1	General Purpose I/O 5	GPIO5	VIS/VO12/ VOD12 (PU)	on page 491 to additional information. This pin is configured to operate as a GPIO when the LED 5 Enable bit of the LED Configuration Reg- ister (LED_CFG) is clear. The pin is fully program- mable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Register (GPI- O_CFG) and the General Purpose I/O Data & Direc- tion Register (GPIO_DATA_DIR).
	PHY Address Configuration Strap	PHYADD	VIS (PU)	This strap configures the default value of the Switch PHY Address Select soft-strap. See Note 12.

IADL	Image: TABLE 3-10:       GPIO, LED & CONFIGURATION STRAP PIN DESCRIPTIONS (CONTINUED)					
Num Pins	Name	Symbol	Buffer Type	Description		
	LED 4	LED4	V012/ V0D12/ V0S12	This pin is configured to operate as an LED when the LED 4 Enable bit of the LED Configuration Reg- ister (LED_CFG) is set. The buffer type depends on the setting of the LED Function 2-0 (LED_FUN[2:0]) field in the LED Configuration Register (LED_CFG) and is configured to be either a push-pull or open- drain/open-source output. When selected as an open-drain/open-source output, the polarity of this pin depends upon the <u>1588EN</u> strap value sampled at reset.		
1				Note: Refer to Section 17.3, "LED Operation," on page 491 to additional information.		
	General Purpose I/O 4	GPIO4	VIS/VO12/ VOD12 (PU)	This pin is configured to operate as a GPIO when the LED 4 Enable bit of the LED Configuration Reg- ister (LED_CFG) is clear. The pin is fully program- mable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Register (GPI- O_CFG) and the General Purpose I/O Data & Direc- tion Register (GPIO_DATA_DIR).		
	1588 Enable Configuration Strap	<u>1588EN</u>	VIS (PU)	This strap configures the default value of the 1588 Enable soft-strap. See Note 12.		
	LED 3	LED3	V012/ V0D12/ V0S12	This pin is configured to operate as an LED when the LED 3 Enable bit of the LED Configuration Reg- ister (LED_CFG) is set. The buffer type depends on the setting of the LED Function 2-0 (LED_FUN[2:0]) field in the LED Configuration Register (LED_CFG) and is configured to be either a push-pull or open- drain/open-source output. When selected as an open-drain/open-source output, the polarity of this pin depends upon the <u>EEEEN</u> strap value sampled at reset.		
1				Note: Refer to Section 17.3, "LED Operation," on page 491 to additional information.		
1	General Purpose I/O 3	GPIO3	VIS/VO12/ VOD12 (PU)	This pin is configured to operate as a GPIO when the LED 3 Enable bit of the LED Configuration Reg- ister (LED_CFG) is clear. The pin is fully program- mable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Register (GPI- O_CFG) and the General Purpose I/O Data & Direc- tion Register (GPIO_DATA_DIR).		
	Energy Efficient Ethernet Enable Configuration Strap	<u>EEEEN</u>	VIS (PU)	This strap configures the default value of the EEE Enable 2-1 soft-straps. See Note 12.		

# TABLE 3-10: GPIO, LED & CONFIGURATION STRAP PIN DESCRIPTIONS (CONTINUED)

Num Pins	E 3-10: GPIO Name	Symbol	Buffer Type	P PIN DESCRIPTIONS (CONTINUED) Description
	LED 2	LED2	VO12/ VOD12/ VOS12	This pin is configured to operate as an LED when the LED 2 Enable bit of the LED Configuration Reg- ister (LED_CFG) is set. The buffer type depends on the setting of the LED Function 2-0 (LED_FUN[2:0]) field in the LED Configuration Register (LED_CFG) and is configured to be either a push-pull or open- drain/open-source output. When selected as an open-drain/open-source output, the polarity of this pin depends upon the <u>E2PSIZE</u> strap value sam- pled at reset. <b>Note:</b> Refer to Section 17.3, "LED Operation,"
1	General Purpose I/O 2	GPIO2	VIS/VO12/ VOD12 (PU)	on page 491 to additional information. This pin is configured to operate as a GPIO when the LED 2 Enable bit of the LED Configuration Reg- ister (LED_CFG) is clear. The pin is fully program- mable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Register (GPI- O_CFG) and the General Purpose I/O Data & Direc- tion Register (GPIO_DATA_DIR).
	EEPROM Size Configuration Strap	<u>E2PSIZE</u>	VIS (PU)	This strap configures the value of the EEPROM size hard-strap. See Note 12. A low selects 1K bits (128 x 8) through 16K bits (2K x 8). A high selects 32K bits (4K x 8) through 512K bits (64K x 8).
	LED 1	LED1	V012/ V0D12/ V0S12	This pin is configured to operate as an LED when the LED 1 Enable bit of the LED Configuration Reg- ister (LED_CFG) is set. The buffer type depends on the setting of the LED Function 2-0 (LED_FUN[2:0]) field in the LED Configuration Register (LED_CFG) and is configured to be either a push-pull or open- drain/open-source output. When selected as an open-drain/open-source output, the polarity of this pin depends upon the <u>P1 INTPHY</u> strap value sam- pled at reset. <b>Note:</b> Refer to Section 17.3, "LED Operation," on page 491 to additional information
1	General Purpose I/O 1	GPIO1	VIS/VO12/ VOD12 (PU)	on page 491 to additional information. This pin is configured to operate as a GPIO when the LED 1 Enable bit of the LED Configuration Reg- ister (LED_CFG) is clear. The pin is fully program- mable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Register (GPI- O_CFG) and the General Purpose I/O Data & Direc- tion Register (GPIO_DATA_DIR).
	Port 1 Internal PHY Mode Configuration Strap	<u>P1 INTPHY</u>	VIS (PU)	This strap is used in configuring the mode for Ports 0 and 1. See Note 12. Refer to Table 7-3, "Port 0 Mode Strap Mapping," on page 87 and Table 7-4, "Port 1 Mode Strap Mapping," on page 87 for the Port 0 and 1 strap settings.

#### TABLE 3-10: GPIO, LED & CONFIGURATION STRAP PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
1	LED 0	LED0	V012/ V0D12/ V0S12	This pin is configured to operate as an LED when the LED 0 Enable bit of the LED Configuration Reg- ister (LED_CFG) is set. The buffer type depends on the setting of the LED Function 2-0 (LED_FUN[2:0]) field in the LED Configuration Register (LED_CFG) and is configured to be either a push-pull or open- drain/open-source output. When selected as an open-drain/open-source output, the polarity of this pin depends upon the <u>MNGT0</u> strap value sampled at reset. <b>Note:</b> Refer to Section 17.3, "LED Operation," on page 491 to additional information.
	General Purpose I/O 0	GPIO0	VIS/VO12/ VOD12 (PU)	This pin is configured to operate as a GPIO when the LED 0 Enable bit of the LED Configuration Reg- ister (LED_CFG) is clear. The pin is fully program- mable as either a push-pull output, an open-drain output or a Schmitt-triggered input by writing the General Purpose I/O Configuration Register (GPI- O_CFG) and the General Purpose I/O Data & Direc- tion Register (GPIO_DATA_DIR).
	Host Interface Configuration Strap 0	<u>MNGT0</u>	VIS (PU)	This strap configures the value of the Serial Management Mode hard-strap.

 TABLE 3-10:
 GPIO, LED & CONFIGURATION STRAP PIN DESCRIPTIONS (CONTINUED)

**Note 12:** Configuration strap pins are identified by an underlined symbol name. Configuration strap values are latched on power-on reset or **RST**# de-assertion. Refer to Section 7.0, "Configuration Straps," on page 72 for more information.

<b>TABLE 3-11:</b>	MISCELLANEOUS PIN DESCRIPTIONS
--------------------	--------------------------------

Num Pins	Name	Symbol	Buffer Type	Description
1	Interrupt Output	IRQ	VO8/VOD8	Interrupt request output. The polarity, source and buffer type of this signal is programmable via the Interrupt Configuration Register (IRQ_CFG). For more information, refer to Section 8.0, "System Interrupts," on page 88.
1	System Reset Input	RST#	VIS (PU)	As an input, this active low signal allows external hardware to reset the device. The device also con- tains an internal power-on reset circuit. Thus this signal may be left unconnected if an external hard- ware reset is not needed. When used this signal must adhere to the reset timing requirements as detailed in the Section 20.0, "Operational Character- istics," on page 507.
1	Regulator Enable	REG_EN	AI	When tied to 3.3 V, the internal 1.2 V regulators are enabled.
1	Test Mode	TESTMODE	VIS (PD)	This pin must be tied to VSS for proper operation.
1	Crystal Input	OSCI	ICLK	External 25 MHz crystal input. This signal can also be driven by a single-ended clock oscillator. When this method is used, <b>OSCO</b> should be left uncon- nected.

© 2015 Microchip Technology Inc.

Num Pins	Name	Symbol	Buffer Type	Description
1	Crystal Output	OSCO	OCLK	External 25 MHz crystal output.
1	Crystal +1.2 V Power Supply	OSCVDD12	Р	Supplied by the on-chip regulator unless configured for regulator off mode via <b>REG_EN</b> .
1	Crystal Ground	OSCVSS	Р	Crystal ground.
Note 13	No Connect	NC	-	This pin must be left unconnected for proper opera- tion.

## TABLE 3-11: MISCELLANEOUS PIN DESCRIPTIONS (CONTINUED)

Note 13: 8 NC pins for the QFN package, 0 NC pins for the TQFP-EP package.

# TABLE 3-12: JTAG PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description
1	JTAG Test Mux Select	TMS	VIS	JTAG test mode select
1	JTAG Test Clock	ТСК	VIS	JTAG test clock
1	JTAG Test Data Input	TDI	VIS	JTAG data input
1	JTAG Test Data Output	TDO	VO12	JTAG data output

## TABLE 3-13: CORE AND I/O POWER PIN DESCRIPTIONS


Num Pins	Name	Symbol	Buffer Type	Description	
1	Regulator +3.3 V Power	VDD33	Р	+3.3 V power supply for internal regulators. See Note 14.	
	Supply	<b>VDD</b> 35	I	Note: +3.3 V must be supplied to this pin even if the internal regulators are disabled.	
5	+1.8 V to +3.3 V Variable I/O Power	VDDIO	Ρ	+1.8 V to +3.3 V variable I/O power. See Note 14.	
3	+1.2 V Digital Core Power Supply	VDDCR	Ρ	Supplied by the on-chip regulator unless configured for regulator off mode via REG_EN. 1 µF and 470 pF decoupling capacitors in parallel to ground should be used on pin 6. See Note 14.	
1 pad	Ground	VSS	Р	Common ground. This exposed pad must be con- nected to the ground plane with a via array.	

**Note 14:** Refer to Section 4.0, "Power Connections," on page 43, the device reference schematic, and the device LANCheck schematic checklist for additional connection information.


# 4.0 **POWER CONNECTIONS**

Figure 4-1 and Figure 4-2 illustrate the device power connections for regulator enabled and disabled cases, respectively. Refer to the device reference schematic and the device LANCheck schematic checklist for additional information. Section 4.1 provides additional information on the devices internal voltage regulators.









# 4.1 Internal Voltage Regulators

The device contains two internal 1.2 V regulators:

- 1.2 V Core Regulator
- 1.2 V Crystal Oscillator Regulator

## 4.1.1 1.2 V CORE REGULATOR

The core regulator supplies 1.2 V volts to the main core digital logic, the I/O pads, and the PHYs' digital logic and can be used to supply the 1.2 V power to the PHY analog sections (via an external connection).

When the **REG\_EN** input pin is connected to 3.3 V, the core regulator is enabled and receives 3.3 V on the **VDD33** pin. A 1.0 uF 0.1  $\Omega$  ESR capacitor must be connected to the **VDDCR** pin associated with the regulator.

When the **REG\_EN** input pin is connected to **VSS**, the core regulator is disabled. However, 3.3 V must still be supplied to the **VDD33** pin. The 1.2 V core voltage must then be externally input into the **VDDCR** pins.

### 4.1.2 1.2 V CRYSTAL OSCILLATOR REGULATOR

The crystal oscillator regulator supplies 1.2 V volts to the crystal oscillator. When the **REG\_EN** input pin is connected to 3.3 V, the crystal oscillator regulator is enabled and receives 3.3 V on the **VDD33** pin. An external capacitor is not required.

When the **REG\_EN** input pin is connected to **VSS**, the crystal oscillator regulator is disabled. However, 3.3 V must still be supplied to the **VDD33** pin. The 1.2 V crystal oscillator voltage must then be externally input into the **OSCVDD12** pin.

# 5.0 REGISTER MAP

This chapter details the device register map and summarizes the various directly addressable System Control and Status Registers (CSRs). Detailed descriptions of the System CSRs are provided in the chapters corresponding to their function. Additional indirectly addressable registers are available in the various sub-blocks of the device. These registers are also detailed in their corresponding chapters.

## **Directly Addressable Registers**

• Section 5.1, "System Control and Status Registers," on page 48


### Indirectly Addressable Registers

- Section 9.2.20, "Physical PHY Registers," on page 124
- Section 10.7, "Switch Fabric Control and Status Registers," on page 250

Figure 5-1 contains an overall base register memory map of the device. This memory map is not drawn to scale, and should be used for general reference only. Table 5-1 provides a summary of all directly addressable CSRs and their corresponding addresses.

Note: Register bit type definitions are provided in Section 1.3, "Register Nomenclature," on page 7.
 Not all device registers are memory mapped or directly addressable. For details on the accessibility of the various device registers, refer the register sub-sections listed above.





# 5.1 System Control and Status Registers

The System CSRs are directly addressable memory mapped registers with a base address offset range of 050h to 2F8h. These registers are accessed through the  $I^2C$  serial interface or the MIIM/SMI serial interface. For more information on the various device modes and their corresponding address configurations, see Section 2.0, "General Description," on page 8.

Table 5-1 lists the System CSRs and their corresponding addresses in order. All system CSRs are reset to their default value on the assertion of a chip-level reset.

The System CSRs can be divided into the following sub-categories. Each of these sub-categories is located in the corresponding chapter and contains the System CSR descriptions of the associated registers. The register descriptions are categorized as follows:

- Section 6.2.3, "Reset Registers," on page 61
- Section 6.3.5, "Power Management Registers," on page 67
- Section 8.3, "Interrupt Registers," on page 92
- Section 17.4, "GPIO/LED Registers," on page 494
- Section 12.5, "I2C Master EEPROM Controller Registers," on page 361
- Section 15.8, "1588 Registers," on page 420
- Section 10.6, "Switch Fabric Interface Logic Registers," on page 235
- Section 14.3.5, "PHY Management Interface (PMI) Registers," on page 389
- Section 9.3.5, "Virtual PHY Registers," on page 189
- Section 18.1, "Miscellaneous System Configuration & Status Registers," on page 500

Note: Unlisted registers are reserved for future use.

### TABLE 5-1: SYSTEM CONTROL AND STATUS REGISTERS

Address	Register Name (Symbol)			
050h	Chip ID and Revision (ID_REV)			
054h	Interrupt Configuration Register (IRQ_CFG)			
058h	Interrupt Status Register (INT_STS)			
05Ch	Interrupt Enable Register (INT_EN)			
064h	Byte Order Test Register (BYTE_TEST)			
074h	Hardware Configuration Register (HW_CFG)			
084h	Power Management Control Register (PMT_CTRL)			
08Ch	General Purpose Timer Configuration Register (GPT_CFG)			
090h	General Purpose Timer Count Register (GPT_CNT)			
09Ch	Free Running 25MHz Counter Register (FREE_RUN)			
0A4h	PHY Management Interface Data Register (PMI_DATA)			
0A8h	PHY Management Interface Access Register (PMI_ACCESS)			
	Virtual PHY 1 Registers			
0C0h	Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x) x=1			
0C4h	Port x Virtual PHY Basic Status Register (VPHY_BASIC_STATUS_x) x=1			
0C8h	Port x Virtual PHY Identification MSB Register (VPHY_ID_MSB_x) x=1			
0CCh	Port x Virtual PHY Identification LSB Register (VPHY_ID_LSB_x) x=1			
0D0h	Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY_AN_ADV_x) x=1			
0D4h	Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x) x=1			
0D8h	Port x Virtual PHY Auto-Negotiation Expansion Register (VPHY_AN_EXP_x) x=1			
0DCh	Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CONTROL_STATUS_x) x=1			
	1588 Registers			

TABLE 5-1:	SYSTEM CONTROL AND STATUS REGISTERS (CONTINUED)			
Address	Register Name (Symbol)			
100h	1588 Command and Control Register (1588_CMD_CTL)			
104h	1588 General Configuration Register (1588_GENERAL_CONFIG)			
108h	1588 Interrupt Status Register (1588_INT_STS)			
10Ch	1588 Interrupt Enable Register (1588_INT_EN)			
110h	1588 Clock Seconds Register (1588_CLOCK_SEC)			
114h	1588 Clock NanoSeconds Register (1588_CLOCK_NS)			
118h	1588 Clock Sub-NanoSeconds Register (1588_CLOCK_SUBNS)			
11Ch	1588 Clock Rate Adjustment Register (1588_CLOCK_RATE_ADJ)			
120h	1588 Clock Temporary Rate Adjustment Register (1588_CLOCK_TEMP_RATE_ADJ)			
124h	1588 Clock Temporary Rate Duration Register (1588_CLOCK_TEMP_RATE_DURATION)			
128h	1588 Clock Step Adjustment Register (1588_CLOCK_STEP_ADJ)			
12Ch	1588 Clock Target x Seconds Register (1588_CLOCK_TARGET_SEC_x) x=A			
130h	1588 Clock Target x NanoSeconds Register (1588_CLOCK_TARGET_NS_x) x=A			
134h	1588 Clock Target x Reload / Add Seconds Register (1588_CLOCK_TARGET_RELOAD_SEC_x) x=A			
138h	1588 Clock Target x Reload / Add NanoSeconds Register (1588_CLOCK_TARGET_RE-LOAD_NS_x) x=A			
13Ch	1588 Clock Target x Seconds Register (1588_CLOCK_TARGET_SEC_x) x=B			
140h	1588 Clock Target x NanoSeconds Register (1588_CLOCK_TARGET_NS_x) x=B			
144h	1588 Clock Target x Reload / Add Seconds Register (1588_CLOCK_TARGET_RELOAD_SEC_x) x=B			
148h	1588 Clock Target x Reload / Add NanoSeconds Register (1588_CLOCK_TARGET_RE- LOAD_NS_x) x=B			
14Ch	1588 User MAC Address High-WORD Register (1588_USER_MAC_HI)			
150h	1588 User MAC Address Low-DWORD Register (1588_USER_MAC_LO)			
154h	1588 Bank Port GPIO Select Register (1588_BANK_PORT_GPIO_SEL)			
158h	1588 Port x Latency Register (1588_LATENCY_x)			
158h	1588 Port x RX Parsing Configuration Register (1588_RX_PARSE_CONFIG_x)			
158h	1588 Port x TX Parsing Configuration Register (1588_TX_PARSE_CONFIG_x)			
15Ch	1588 Port x Asymmetry and Peer Delay Register (1588_ASYM_PEERDLY_x)			
15Ch	1588 Port x RX Timestamp Configuration Register (1588_RX_TIMESTAMP_CONFIG_x)			
15Ch	1588 Port x TX Timestamp Configuration Register (1588_TX_TIMESTAMP_CONFIG_x)			
15Ch	1588 GPIO Capture Configuration Register (1588_GPIO_CAP_CONFIG)			
160h	1588 Port x Capture Information Register (1588_CAP_INFO_x)			
160h	1588 Port x RX Timestamp Insertion Configuration Register (1588_RX_TS_INSERT_CONFIG_x)			
164h	1588 Port x RX Correction Field Modification Register (1588_RX_CF_MOD_x)			
164h	1588 Port x TX Modification Register (1588_TX_MOD_x)			
168h	1588 Port x RX Filter Configuration Register (1588_RX_FILTER_CONFIG_x)			
168h	1588 Port x TX Modification Register 2 (1588_TX_MOD2_x)			
16Ch	1588 Port x RX Ingress Time Seconds Register (1588_RX_INGRESS_SEC_x)			
16Ch	1588 Port x TX Egress Time Seconds Register (1588_TX_EGRESS_SEC_x)			
16Ch	1588 GPIO x Rising Edge Clock Seconds Capture Register (1588_GPIO_RE_CLOCK_SEC_CAP_x)			
170h	1588 Port x RX Ingress Time NanoSeconds Register (1588_RX_INGRESS_NS_x)			
170h	1588 Port x TX Egress Time NanoSeconds Register (1588_TX_EGRESS_NS_x)			

## © 2015 Microchip Technology Inc.

Address	SYSTEM CONTROL AND STATUS REGISTERS (CONTINUED) Register Name (Symbol)
170h	1588 GPIO x Rising Edge Clock NanoSeconds Capture Register (1588 GPIO RE CLOCK NS -
	CAP_x)
174h	1588 Port x RX Message Header Register (1588_RX_MSG_HEADER_x)
174h	1588 Port x TX Message Header Register (1588_TX_MSG_HEADER_x)
178h	1588 Port x RX Pdelay_Req Ingress Time Seconds Register (1588_RX_PDREQ_SEC_x)
178h	1588 Port x TX Delay_Req Egress Time Seconds Register (1588_TX_DREQ_SEC_x)
178h	1588 GPIO x Falling Edge Clock Seconds Capture Register (1588_GPIO_FE_CLOCK_SEC_CAP_x)
17Ch	1588 Port x RX Pdelay_Req Ingress Time NanoSeconds Register (1588_RX_PDREQ_NS_x)
17Ch	1588 Port x TX Delay_Req Egress Time NanoSeconds Register (1588_TX_DREQ_NS_x)
17Ch	1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588_GPIO_FE_CLOCK_NS CAP_x)
180h	1588 Port x RX Pdelay_Req Ingress Correction Field High Register (1588_RX_PDREQ_CF_HI_x)
180h	1588 TX One-Step Sync Upper Seconds Register (1588_TX_ONE_STEP_SYNC_SEC)
184h	1588 Port x RX Pdelay_Req Ingress Correction Field Low Register (1588_RX_PDREQ_CF_LOW_x)
188h	1588 Port x RX Checksum Dropped Count Register (1588_RX_CHKSUM_DROPPED_CNT_x)
18Ch	1588 Port x RX Filtered Count Register (1588_RX_FILTERED_CNT_x)
	Switch Registers
1A0h	Port 1 Manual Flow Control Register (MANUAL_FC_1)
1A4h	Port 2 Manual Flow Control Register (MANUAL_FC_2)
1A8h	Port 0 Manual Flow Control Register (MANUAL_FC_0)
1ACh	Switch Fabric CSR Interface Data Register (SWITCH_CSR_DATA)
1B0h	Switch Fabric CSR Interface Command Register (SWITCH_CSR_CMD)
	EEPROM/LED Registers
1B4h	EEPROM Command Register (E2P_CMD)
1B8h	EEPROM Data Register (E2P_DATA)
1BCh	LED Configuration Register (LED_CFG)
	Virtual PHY 0 Registers
1C0h	Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x) x=0
1C4h	Port x Virtual PHY Basic Status Register (VPHY_BASIC_STATUS_x) x=0
1C8h	Port x Virtual PHY Identification MSB Register (VPHY_ID_MSB_x) x=0
1CCh	Port x Virtual PHY Identification LSB Register (VPHY_ID_LSB_x) x=0
1D0h	Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY_AN_ADV_x) x=0
1D4h	Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x) x=0
1D8h	Port x Virtual PHY Auto-Negotiation Expansion Register (VPHY_AN_EXP_x) x=0
1DCh	Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CONTROL_STATUS_x) x=0
	GPIO Registers
1E0h	General Purpose I/O Configuration Register (GPIO_CFG)
1E4h	General Purpose I/O Data & Direction Register (GPIO_DATA_DIR)
1E8h	General Purpose I/O Interrupt Status and Enable Register (GPIO_INT_STS_EN)
	Switch Fabric MAC Address Registers
1F0h	Switch Fabric MAC Address High Register (SWITCH_MAC_ADDRH)
1F4h	Switch Fabric MAC Address Low Register (SWITCH_MAC_ADDRL)
	Reset Register
1F8h	Reset Control Register (RESET_CTL)

# TABLE 5-1: SYSTEM CONTROL AND STATUS REGISTERS (CONTINUED)

# TABLE 5-1: SYSTEM CONTROL AND STATUS REGISTERS (CONTINUED)

Address Register Name (Symbol)					
	Switch Fabric CSR Interface Direct Data Registers				
200h-2F8h	200h-2F8h Switch Fabric CSR Interface Direct Data Registers (SWITCH_CSR_DIRECT_DATA)				

# 5.2 Special Restrictions on Back-to-Back Cycles

# 5.2.1 BACK-TO-BACK WRITE-READ CYCLES

It is important to note that there are specific restrictions on the timing of back-to-back host write-read operations. These restrictions concern reading registers after any write cycle that may affect the register. In all cases there is a delay between writing to a register and the new value becoming available to be read. In other cases, there is a delay between writing to a register and the subsequent side effect on other registers.

In order to prevent the host from reading stale data after a write operation, minimum wait periods have been established. These periods are specified in Table 5-2. The host processor is required to wait the specified period of time after writing to the indicated register before reading the resource specified in the table. Note that the required wait period is dependent upon the register being read after the write.

Performing "dummy" reads of the Byte Order Test Register (BYTE\_TEST) register is a convenient way to guarantee that the minimum write-to-read timing restriction is met. Table 5-2 shows the number of dummy reads that are required before reading the register indicated. The number of BYTE\_TEST reads in this table is based on the minimum cycle timing of 45ns. For microprocessors with slower busses the number of reads may be reduced as long as the total time is equal to, or greater than the time specified in the table. Note that dummy reads of the BYTE\_TEST register are not required as long as the minimum time period is met.

Note that depending on the host interface mode in use, the basic host interface cycle may naturally provide sufficient time between writes and read. It is required of the system design and register access mechanisms to ensure the proper timing. For example, a write and read to the same register may occur faster than a write and read to different registers.

After Writing	wait for this many nanoseconds	or Perform this many Reads of BYTE_TEST (assuming T <sub>cyc</sub> of 45ns)	before reading
any register	45	1	the same register or any other register affected by the write
Interrupt Configuration Regis- ter (IRQ_CFG)	60	2	Interrupt Configuration Regis- ter (IRQ_CFG)
Interrupt Enable Register (INT_EN)	90	2	Interrupt Configuration Regis- ter (IRQ_CFG)
	60	2	Interrupt Status Register (INT_STS)
Interrupt Status Register (INT_STS)	180	4	Interrupt Configuration Regis- ter (IRQ_CFG)
	170	4	Interrupt Status Register (INT_STS)
Power Management Control Register (PMT_CTRL)	165	4	Power Management Control Register (PMT_CTRL)
	170	4	Interrupt Configuration Regis- ter (IRQ_CFG)
	160	4	Interrupt Status Register (INT_STS)

## TABLE 5-2: READ AFTER WRITE TIMING RULES

After Writing	wait for this many nanoseconds	or Perform this many Reads of BYTE_TEST (assuming T <sub>cyc</sub> of 45ns)	before reading
General Purpose Timer Con- figuration Register (GPT_CFG)	55	2	General Purpose Timer Con- figuration Register (GPT_CFG)
	170	4	General Purpose Timer Count Register (GPT_CNT)
1588 Command and Control Register (1588_CMD_CTL)	70	2	Interrupt Configuration Regis- ter (IRQ_CFG)
	50	2	Interrupt Status Register (INT_STS)
	50	2	1588 Interrupt Status Register (1588_INT_STS)
1588 Interrupt Status Register (1588_INT_STS)	60	2	Interrupt Configuration Regis- ter (IRQ_CFG)
1588 Interrupt Enable Regis- ter (1588_INT_EN)	60	2	Interrupt Configuration Regis- ter (IRQ_CFG)
Switch Fabric CSR Interface Data Register (SWITCH_CS- R_DATA)	50	2	Switch Fabric CSR Interface Command Register (SWITCH_CSR_CMD) Note 15
General Purpose I/O Interrupt Status and Enable Register (GPIO_INT_STS_EN)	60	2	Interrupt Configuration Regis- ter (IRQ_CFG)

TABLE 5-2: READ AFTER WRITE TIMING RULES (CONTINUED)

Note 15: This timing applies only to the auto-increment and auto-decrement modes of Switch Fabric CSR register access.

# 5.2.2 BACK-TO-BACK READ CYCLES

There are also restrictions on specific back-to-back host read operations. These restrictions concern reading specific registers after reading a resource that has side effects. In many cases there is a delay between reading the device, and the subsequent indication of the expected change in the control and status register values.

In order to prevent the host from reading stale data on back-to-back reads, minimum wait periods have been established. These periods are specified in Table 5-3. The host processor is required to wait the specified period of time between read operations of specific combinations of resources. The wait period is dependent upon the combination of registers being read.

Performing "dummy" reads of the Byte Order Test Register (BYTE\_TEST) register is a convenient way to guarantee that the minimum wait time restriction is met. Table 5-3 below also shows the number of dummy reads that are required for back-to-back read operations. The number of BYTE\_TEST reads in this table is based on the minimum timing for  $T_{cyc}$  (45ns). For microprocessors with slower busses the number of reads may be reduced as long as the total time is equal to, or greater than the time specified in the table. Dummy reads of the BYTE\_TEST register are not required as long as the minimum time period is met.

Note that depending on the host interface mode in use, the basic host interface cycle may naturally provide sufficient time between reads. It is required of the system design and register access mechanisms to ensure the proper timing. For example, multiple reads to the same register may occur faster than reads to different registers.

# TABLE 5-3: READ AFTER READ TIMING RULES

After reading	wait for this many nanoseconds	or Perform this many Reads of BYTE_TEST (assuming T <sub>cyc</sub> of 45ns)	before reading
Switch Fabric CSR Interface Data Register (SWITCH_CS- R_DATA)	50	2	Switch Fabric CSR Interface Command Register (SWITCH_CSR_CMD) Note 16
Port x Virtual PHY Auto-Nego- tiation Expansion Register (VPHY_AN_EXP_x) x=0	40	1	Port x Virtual PHY Auto-Nego- tiation Expansion Register (VPHY_AN_EXP_x) x=0
Port x Virtual PHY Auto-Nego- tiation Expansion Register (VPHY_AN_EXP_x) x=1	40	1	Port x Virtual PHY Auto-Nego- tiation Expansion Register (VPHY_AN_EXP_x) x=1

Note 16: This timing applies only to the auto-increment and auto-decrement modes of Switch Fabric CSR register access.

# 6.0 CLOCKS, RESETS, AND POWER MANAGEMENT

# 6.1 Clocks

The device provides generation of all system clocks as required by the various sub-modules of the device. The clocking sub-system is comprised of the following:

- Crystal Oscillator
- PHY PLL

# 6.1.1 CRYSTAL OSCILLATOR

The device requires a fixed-frequency 25 MHz clock source for use by the internal clock oscillator and PLL. This is typically provided by attaching a 25 MHz crystal to the OSCI and OSCO pins as specified in Section 20.7, "Clock Circuit," on page 520. Optionally, this clock can be provided by driving the OSCI input pin with a single-ended 25 MHz clock source. If a single-ended source is selected, the clock input must run continuously for normal device operation. Power savings modes allow for the oscillator or external clock input to be halted.

The crystal oscillator can be disabled as describe in Section 6.3.4, "Chip Level Power Management," on page 65.

For system level verification, the crystal oscillator output can be enabled onto the IRQ pin. See Section 8.2.9, "Clock Output Test Mode," on page 92.

Power for the crystal oscillator is provided by a dedicated regulator or separate input pin. See Section 4.1.2, "1.2 V Crystal Oscillator Regulator," on page 45.

### Note: Crystal specifications are provided in Table 20-13, "Crystal Specifications," on page 520.

# 6.1.2 PHY PLL

The PHY module receives the 25 MHz reference clock and, in addition to its internal clock usage, outputs a main system clock that is used to derive device sub-system clocks.

The PHY PLL can be disabled as describe in Section 6.3.4, "Chip Level Power Management," on page 65. The PHY PLL will be disabled only when requested *and* if the PHY ports are in a power down mode.

Power for PHY PLL is provided by an external input pin, usually sourced by the device's 1.2V core regulator. See Section 4.0, "Power Connections," on page 43.

# 6.2 Resets

The device provides multiple hardware and software reset sources, which allow varying levels of the device to be reset. All resets can be categorized into three reset types as described in the following sections:

- Chip-Level Resets
  - Power-On Reset (POR)
  - RST# Pin Reset
- Multi-Module Resets
  - DIGITAL RESET (DIGITAL\_RST)
- Single-Module Resets
  - Port A PHY Reset
  - Port B PHY Reset
  - Virtual PHY 0 Reset
  - Virtual PHY 1 Reset
  - Switch Reset
  - 1588 Reset

The device supports the use of configuration straps to allow automatic custom configurations of various device parameters. These configuration strap values are set upon de-assertion of all chip-level resets and can be used to easily set the default parameters of the chip at power-on or pin (RST#) reset. Refer to Section 6.3, "Power Management," on page 63 for detailed information on the usage of these straps.

Table 6-1 summarizes the effect of the various reset sources on the device. Refer to the following sections for detailed information on each of these reset types.

	Module/ Functionality	POR	RST# Pin	Digital Reset
25 MHz	Oscillator	(1)		
Voltage	Regulators	(2)		
Switch I	Fabric	X	Х	Х
Switch	Logic	Х	Х	Х
Switch	Registers	Х	Х	Х
Switch	MAC 0	Х	Х	Х
Switch	MAC 1	Х	Х	Х
Switch	MAC 2	Х	Х	Х
PHY A		Х	Х	
PHY B		Х	Х	
PHY Co	mmon	(3)		
Voltage	Supervision	(3)		
PLL	-	(3)		
Virtual F	PHY 0	X	Х	
Virtual F	PHY 1	Х	Х	
1588 Clo	ock / Event Gen.	Х	Х	Х
1588 Tir	nestamp Unit 0	Х	Х	Х
1588 Tir	nestamp Unit 1	Х	Х	Х
1588 Tir	nestamp Unit 2	Х	Х	Х
SMI Slav	ve Controller	Х	Х	Х
I2C Slav	'e	Х	Х	Х
PMI Mas	ster Controller	Х	Х	Х
Note 1: 2: 3: 4:	POR is performed by the XTAI POR is performed internal to the POR is performed internal to the Strap inputs are not re-latched	he voltage regulators he PHY , however Soft-straps are retu		ed pin defaults before they
5:	are potentially updated by the Only those output pins that are			

### TABLE 6-1: RESET SOURCES AND AFFECTED DEVICE FUNCTIONALITY

# TABLE 6-1: RESET SOURCES AND AFFECTED DEVICE FUNCTIONALITY (CONTINUED)

Module/ Functionality	POR	RST# Pin	Digital Reset
Power Management	Х	Х	Х
Device EEPROM Loader	Х	Х	Х
I2C Master	Х	Х	Х
GPIO/LED Controller	Х	Х	Х
General Purpose Timer	Х	Х	Х
Free Running Counter	Х	Х	Х
System CSR	Х	Х	Х
Config. Straps Latched	YES	YES	NO(4)
EEPROM Loader Run	YES	YES	YES
Tristate Output Pins(5)	YES	YES	
RST# Pin Driven Low			
Note 1: POR is performed by the XTAL 2: POR is performed internal to the		system level	

3: POR is performed internal to the PHY

4: Strap inputs are not re-latched, however Soft-straps are returned to their previously latched pin defaults before they are potentially updated by the EEPROM values.

5: Only those output pins that are used for straps

# 6.2.1 CHIP-LEVEL RESETS

A chip-level reset event activates all internal resets, effectively resetting the entire device. A chip-level reset is initiated by assertion of any of the following input events:

#### • Power-On Reset (POR)

#### • RST# Pin Reset

Chip-level reset/configuration completion can be determined by first polling the Byte Order Test Register (BYTE\_TEST). The returned data will be invalid until the Host interface resets are complete. Once the returned data is the correct byte ordering value, the Host interface resets have completed.

The completion of the entire chip-level reset must be determined by polling the READY bit of the Hardware Configuration Register (HW\_CFG) or Power Management Control Register (PMT\_CTRL) until it is set. When set, the READY bit indicates that the reset has completed and the device is ready to be accessed.

With the exception of the Hardware Configuration Register (HW\_CFG), Power Management Control Register (PMT\_C-TRL), Byte Order Test Register (BYTE\_TEST), and Reset Control Register (RESET\_CTL), read access to any internal resources should not be done by S/W while the READY bit is cleared. Writes to any address are invalid until the READY bit is set.

A chip-level reset involves tuning of the variable output level pads, latching of configuration straps and generation of the master reset.

### **CONFIGURATION STRAPS LATCHING**

During POR or **RST**# pin reset, the latches for the straps are open. Following the release of POR or **RST**# pin reset, the latches for the straps are closed.

### VARIABLE LEVEL I/O PAD TUNING

Following the release of the POR or **RST**# pin resets, a 1 uS pulse (active low), is sent into the VO tuning circuit. 2 uS later, the output pins are enabled. The 2 uS delay allows time for the variable output level pins to tune before enabling the outputs and also provides input hold time for strap pins that are shared with output pins.

### MASTER RESET AND CLOCK GENERATION RESET

Following the enabling of the output pins, the reset is synchronized to the main system clock to become the master reset. Master reset is used to generate the local resets and to reset the clocks generation.

### 6.2.1.1 Power-On Reset (POR)

A power-on reset occurs whenever power is initially applied to the device or if the power is removed and reapplied to the device. This event resets all circuitry within the device. Configuration straps are latched and EEPROM loading is performed as a result of this reset. The POR is used to trigger the tuning of the Variable Level I/O Pads as well as a chip-level reset.

© 2015 Microchip Technology Inc.

Following valid voltage levels, a POR reset typically takes approximately 21 ms, plus any additional time (91 us per byte) for data loaded from the EEPROM. A full 64KB EEPROM load would complete in approximately 6 seconds.

### 6.2.1.2 **RST**# Pin Reset

Driving the **RST**# input pin low initiates a chip-level reset. This event resets all circuitry within the device. Use of this reset input is optional, but when used, it must be driven for the period of time specified in Section 20.6.3, "Reset and Configuration Strap Timing," on page 518. Configuration straps are latched, and EEPROM loading is performed as a result of this reset.

A **RST**# pin reset typically takes approximately 760 µs plus any additional time (91 us per byte) for data loaded from the EEPROM. A full 64KB EEPROM load would complete in approximately 6 seconds.

**Note:** The **RST**# pin is pulled-high internally. If unused, this signal can be left unconnected. Do not rely on internal pull-up resistors to drive signals external to the device.

Please refer to Table 3-11, "Miscellaneous Pin Descriptions," on page 41 for a description of the RST# pin.

## 6.2.2 BLOCK-LEVEL RESETS

The block level resets contain an assortment of reset register bit inputs and generate resets for the various blocks. Block level resets can affect one or multiple modules.

### 6.2.2.1 Multi-Module Resets

Multi-module resets activate multiple internal resets, but do not reset the entire chip. Configuration straps are *not* latched upon multi-module resets. A multi-module reset is initiated by assertion of the following:

#### • DIGITAL RESET (DIGITAL\_RST)

Multi-module reset/configuration completion can be determined by first polling the Byte Order Test Register (BYTE\_TEST). The returned data will be invalid until the Host interface resets are complete. Once the returned data is the correct byte ordering value, the Host interface resets have completed.

The completion of the entire chip-level reset must be determined by polling the READY bit of the Hardware Configuration Register (HW\_CFG) or Power Management Control Register (PMT\_CTRL) until it is set. When set, the READY bit indicates that the reset has completed and the device is ready to be accessed.

With the exception of the Hardware Configuration Register (HW\_CFG), Power Management Control Register (PMT\_C-TRL), Byte Order Test Register (BYTE\_TEST), and Reset Control Register (RESET\_CTL), read access to any internal resources should not be done by S/W while the READY bit is cleared. Writes to any address are invalid until the READY bit is set.

Note: The digital reset does not reset register bits designated as NASR.

### DIGITAL RESET (DIGITAL RST)

A digital reset is performed by setting the DIGITAL\_RST bit of the Reset Control Register (RESET\_CTL). A digital reset will reset all device sub-modules except the Ethernet PHYs. EEPROM loading is performed following this reset. Configuration straps are *not* latched as a result of a digital reset. However, soft straps are first returned to their previously latched pin values and register bits that default to strap values are reloaded.

A digital reset typically takes approximately 760 µs plus any additional time (91 uS per byte) for data loaded from the EEPROM. A full 64KB EEPROM load would complete in approximately 6 seconds.

### 6.2.2.2 Single-Module Resets

A single-module reset will reset only the specified module. Single-module resets do *not* latch the configuration straps or initiate the EEPROM Loader. A single-module reset is initiated by assertion of the following:

- Port A PHY Reset
- Port B PHY Reset
- Virtual PHY 0 Reset

- Virtual PHY 1 Reset
- · Switch Reset
- 1588 Reset

#### Port A PHY Reset

A Port A PHY reset is performed by setting the PHY\_A\_RST bit of the Reset Control Register (RESET\_CTL) or the Soft Reset bit in the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x). Upon completion of the Port A PHY reset, the PHY\_A\_RST and Soft Reset bits are automatically cleared. No other modules of the device are affected by this reset.

Port A PHY reset completion can be determined by polling the PHY\_A\_RST bit in the Reset Control Register (RESET\_CTL) or the Soft Reset bit in the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) until it clears. Under normal conditions, the PHY\_A\_RST and Soft Reset bit will clear approximately 102 uS after the Port A PHY reset occurrence.

**Note:** When using the Soft Reset bit to reset the Port A PHY, register bits designated as NASR are not reset.

In addition to the methods above, the Port A PHY is automatically reset after returning from a PHY power-down mode. This reset differs in that the PHY power-down mode reset does not reload or reset any of the PHY registers. Refer to Section 9.2.10, "PHY Power-Down Modes," on page 112 for additional information.

Refer to Section 9.2.13, "Resets," on page 117 for additional information on Port A PHY resets.

#### Port B PHY Reset

A Port B PHY reset is performed by setting the PHY\_B\_RST bit of the Reset Control Register (RESET\_CTL) or the Soft Reset bit in the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x). Upon completion of the Port B PHY reset, the PHY\_B\_RST and Soft Reset bits are automatically cleared. No other modules of the device are affected by this reset.

Port B PHY reset completion can be determined by polling the PHY\_B\_RST bit in the Reset Control Register (RESET\_CTL) or the Soft Reset bit in the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) until it clears. Under normal conditions, the PHY\_B\_RST and Soft Reset bit will clear approximately 102 us after the Port B PHY reset occurrence.

Note: When using the Soft Reset bit to reset the Port B PHY, register bits designated as NASR are not reset.

In addition to the methods above, the Port B PHY is automatically reset after returning from a PHY power-down mode. This reset differs in that the PHY power-down mode reset does not reload or reset any of the PHY registers. Refer to Section 9.2.10, "PHY Power-Down Modes," on page 112 for additional information.

Refer to Section 9.2.13, "Resets," on page 117 for additional information on Port B PHY resets.

#### Virtual PHY 0 Reset

A Virtual PHY reset is performed by setting the **Virtual PHY 0 Reset (VPHY\_0\_RST)** bit of the Reset Control Register (RESET\_CTL) or Reset in the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x). No other modules of the device are affected by this reset.

Virtual PHY reset completion can be determined by polling the VPHY\_0\_RST bit in the Reset Control Register (RESET\_CTL) or the Reset bit in the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) until it clears. Under normal conditions, the VPHY\_0\_RST and Reset bit will clear approximately 1 us after the Virtual PHY reset occurrence.

Refer to Section 9.3.3, "Virtual PHY Resets," on page 187 for additional information on Virtual PHY resets.

#### Virtual PHY 1 Reset

A Virtual PHY reset is performed by setting the VPHY\_1\_RST bit of the Reset Control Register (RESET\_CTL) or Reset in the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x). No other modules of the device are affected by this reset.

© 2015 Microchip Technology Inc.

Virtual PHY reset completion can be determined by polling the VPHY\_1\_RST bit in the Reset Control Register (RESET\_CTL) or the Reset bit in the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) until it clears. Under normal conditions, the VPHY\_1\_RST and Reset bit will clear approximately 1 us after the Virtual PHY reset occurrence.

Refer to Section 9.3.3, "Virtual PHY Resets," on page 187 for additional information on Virtual PHY resets.

# Switch Reset

A reset of the Switch Fabric, including its MACs, is performed by setting the SW\_RESET bit in the Switch Reset Register (SW\_RESET). The bit must then be manually cleared.

The registers described in Section 10.7, "Switch Fabric Control and Status Registers," on page 250 are reset. The functionality described in Section 10.5, "Switch Fabric Interface Logic," on page 230 and the registers described in Section 10.6, "Switch Fabric Interface Logic Registers," on page 235 are *not* reset.

No other modules of the device are affected by this reset.

#### 1588 Reset

A reset of all 1588 related logic, including the clock/event generation and 1588 TSUs, is performed by setting the 1588 Reset (1588\_RESET) bit in the 1588 Command and Control Register (1588\_CMD\_CTL).

The registers described in Section 15.0, "IEEE 1588," on page 399 are reset.

No other modules of the device are affected by this reset.

1588 reset completion can be determined by polling the 1588 Reset (1588\_RESET) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) until it clears.

# 6.2.3 RESET REGISTERS

6.2.3.1 Reset Control Register (RESET\_CTL)

Offset: 1F8h Size: 32 bits

This register contains software controlled resets.

**Note:** This register can be read while the device is in the reset or not ready / power savings states without leaving the host interface in an intermediate state. If the host interface is in a reset state, returned data may be invalid.

It is not necessary to read all four bytes of this register. DWORD access rules do not apply to this register.

Bits	Description	Туре	Default
31:7	RESERVED	RO	-
6	RESERVED	RO	-
5	RESERVED	RO	-
4	Virtual PHY 1 Reset (VPHY_1_RST) Setting this bit resets Virtual PHY 1. When the Virtual PHY is released from reset, this bit is automatically cleared. All writes to this bit are ignored while this bit is set.		Ob
	<b>Note:</b> This bit is not accessible via the EEPROM Loader's register initialization function (Section 12.4.5).		
3	<b>Virtual PHY 0 Reset (VPHY_0_RST)</b> Setting this bit resets Virtual PHY 0. When the Virtual PHY is released from reset, this bit is automatically cleared. All writes to this bit are ignored while this bit is set.	R/W SC	Ob
	<b>Note:</b> This bit is not accessible via the EEPROM Loader's register initialization function (Section 12.4.5).		

Bits	Description	Туре	Default
2	<b>Port B PHY Reset (PHY_B_RST)</b> Setting this bit resets the Port B PHY. The internal logic automatically holds the PHY reset for a minimum of 102uS. When the Port B PHY is released from reset, this bit is automatically cleared. All writes to this bit are ignored while this bit is set.	R/W SC	0b
	<b>Note:</b> This bit is not accessible via the EEPROM Loader's register initialization function (Section 12.4.5).		
1	<b>Port A PHY Reset (PHY_A_RST)</b> Setting this bit resets the Port A PHY. The internal logic automatically holds the PHY reset for a minimum of 102uS. When the Port A PHY is released from reset, this bit is automatically cleared. All writes to this bit are ignored while this bit is set.	R/W SC	0b
	<b>Note:</b> This bit is not accessible via the EEPROM Loader's register initialization function (Section 12.4.5).		
0	<b>Digital Reset (DIGITAL_RST)</b> Setting this bit resets the complete chip except the PLL, Virtual PHY 1, Virtual PHY 0, Port B PHY and Port A PHY. All system CSRs are reset except for any NASR type bits. Any in progress EEPROM commands (including RELOAD) are terminated.	R/W SC	Ob
	The EEPROM Loader will automatically reload the configuration following this reset, but will not reset Virtual PHY 1, Virtual PHY 0, Port B PHY or Port A PHY. If desired, the above PHY resets can be issued once the device is configured.		
	When the chip is released from reset, this bit is automatically cleared. All writes to this bit are ignored while this bit is set.		
	<b>Note:</b> This bit is not accessible via the EEPROM Loader's register initialization function (Section 12.4.5).		

# 6.3 **Power Management**

The device supports several block and chip level power management features as well as wake-up event detection and notification.

6.3.1 WAKE-UP EVENT DETECTION

### 6.3.1.1 PHY A & B Energy Detect

Energy Detect Power Down mode reduces PHY power consumption. In energy-detect power-down mode, the PHY will resume from power-down when energy is seen on the cable (typically from link pulses) and set the ENERGYON interrupt bit in the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x).

Refer to Section 9.2.10.2, "Energy Detect Power-Down," on page 112 for details on the operation and configuration of the PHY energy-detect power-down mode.

### **Note:** If a carrier is present when Energy Detect Power Down is enabled, then detection will occur immediately.

If enabled, via the PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x), the PHY will generate an interrupt. This interrupt is reflected in the Interrupt Status Register (INT\_STS), bit 26 (PHY\_INT\_A) for PHY A and bit 27 (PHY\_INT\_B) for PHY B. The INT\_STS register bits will trigger the IRQ interrupt output pin if enabled, as described in Section 8.2.3, "Ethernet PHY Interrupts," on page 90.

The energy-detect PHY interrupts will also set the appropriate **Energy-Detect / WoL Status Port A (ED\_WOL\_STS\_A)** or Energy-Detect / WoL Status Port B (ED\_WOL\_STS\_B) bit of the Power Management Control Register (PMT\_CTRL). The **Energy-Detect / WoL Enable Port A (ED\_WOL\_EN\_A)** and Energy-Detect / WoL Enable Port B (ED\_WOL\_EN\_A) and Energy-Detect / WoL Enable Port B (ED\_WOL\_EN\_B) bits will enable the corresponding status bits as a PME event.

**Note:** Any PHY interrupt will set the above status bits. The Host should only enable the appropriate PHY interrupt source in the PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x).

### 6.3.1.2 PHY A & B Wake on LAN (WoL)

PHY A and B provide WoL event detection of Perfect DA, Broadcast, Magic Packet, and Wakeup frames.

When enabled, the PHY will detect WoL events and set the WoL interrupt bit in the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x). If enabled via the PHY x Interrupt Mask Register (PHY\_INTER-RUPT\_MASK\_x), the PHY will generate an interrupt. This interrupt is reflected in the Interrupt Status Register (INT\_STS), bit 26 (PHY\_INT\_A) for PHY A and bit 27 (PHY\_INT\_B) for PHY B. The INT\_STS register bits will trigger the IRQ interrupt output pin if enabled, as described in Section 8.2.3, "Ethernet PHY Interrupts," on page 90.

Refer to Section 9.2.12, "Wake on LAN (WoL)," on page 113 for details on the operation and configuration of the PHY WoL.

The WoL PHY interrupts will also set the appropriate **Energy-Detect / WoL Status Port A (ED\_WOL\_STS\_A)** or Energy-Detect / WoL Status Port B (ED\_WOL\_STS\_B) bit of the Power Management Control Register (PMT\_CTRL). The **Energy-Detect / WoL Enable Port A (ED\_WOL\_EN\_A)** and Energy-Detect / WoL Enable Port B (ED\_WOL\_EN\_B) bits enable the corresponding status bits as a PME event.

**Note:** Any PHY interrupt will set the above status bits. The Host should only enable the appropriate PHY interrupt source in the PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x).

# 6.3.2 WAKE-UP (PME) NOTIFICATION

A simplified diagram of the logic that controls the PME interrupt can be seen in Figure 6-1.


The PME module handles the latching of the PHY B Energy-Detect / WoL Status Port B (ED\_WOL\_STS\_B) bit and the PHY A Energy-Detect / WoL Status Port A (ED\_WOL\_STS\_A) bit in the Power Management Control Register (PMT\_CTRL).

This module also masks the status bits with the corresponding enable bits (Energy-Detect / WoL Enable Port B (ED\_WOL\_EN\_B) and Energy-Detect / WoL Enable Port A (ED\_WOL\_EN\_A)) and combines the results together to generate the Power Management Interrupt Event (PME\_INT) status bit in the Interrupt Status Register (INT\_STS). The PME\_INT status bit is then masked with the Power Management Event Interrupt Enable (PME\_INT\_EN) bit and combined with the other interrupt sources to drive the IRQ output pin.

Note:	The PME interrupt status bit (PME_INT) in the INT_STS register is set regardless of the setting of
	PME_INT_EN.

When the PM\_WAKE bit of the Power Management Control Register (PMT\_CTRL) is set, the PME event will automatically wake up the system in certain chip level power modes, as described in Section 6.3.4.2, "Exiting Low Power Modes," on page 66.





# 6.3.3 BLOCK LEVEL POWER MANAGEMENT

The device supports software controlled clock disabling of various modules in order to reduce power consumption.

**Note:** Disabling individual blocks does not automatically reset the block, it only places it into a static non-operational state in order to reduce the power consumption of the device. If a block reset is not performed before re-enabling the block, then care must be taken to ensure that the block is in a state where it can be disabled and then re-enabled.

# 6.3.3.1 Disabling The Switch Fabric

The entire Switch Fabric may be disabled by setting the SWITCH\_DIS bit in the Power Management Control Register (PMT\_CTRL). As a safety precaution, in order for this bit to be set, it must be written as a 1 two consecutive times. A write of a 0 will reset the count.

# 6.3.3.2 Disabling The 1588 Unit

The entire 1588 Unit, including the CSRs, may be disabled by setting the 1588\_DIS bit in the Power Management Control Register (PMT\_CTRL). As a safety precaution, in order for this bit to be set, it must be written as a 1 two consecutive times. A write of a 0 will reset the count.

Individual Timestamp Units, including their local CSRs, may be disabled by setting the appropriate 1588\_TSU\_x\_DIS bit in the Power Management Control Register (PMT\_CTRL). As a safety precaution, in order for a bit to be set, it must be written as a 1 two consecutive times. A write of a 0 will reset the count.

## 6.3.3.3 PHY Power Down

A PHY may be placed into power-down as described in Section 9.2.10, "PHY Power-Down Modes," on page 112.

## 6.3.3.4 LED Pins Power Down

All LED outputs may be disabled by setting the LED\_DIS bit in the Power Management Control Register (PMT\_CTRL). Open-drain / open-source LEDs are un-driven. Push-pull LEDs are still driven but are set to their inactive state.

**APPLICATION NOTE:** Individual LEDs can be disabled by setting them open-drain GPIO outputs with a data value of 1.

## 6.3.4 CHIP LEVEL POWER MANAGEMENT

The device supports power-down modes to allow applications to minimize power consumption.

Power is reduced by disabling the clocks as outlined in Table 6-2, "Power Management States". All configuration data is saved when in any power state. Register contents are not affected unless specifically indicated in the register description.

There is one normal operating power state, D0, and three power saving states: D1, D2 and D3. Although appropriate for various wake-up detection functions, the power states do not directly enable and are not enforced by these functions.

**D0**: Normal Mode - This is the normal mode of operation of this device. In this mode, all functionality is available. This mode is entered automatically on any chip-level reset (POR, **RST**# pin reset).

**D1**: System Clocks Disabled, XTAL, PLL and network clocks enabled - In this low power mode, all clocks derived from the PLL clock are disabled. The network clocks remain enabled if supplied by the PHYs or externally. The crystal oscillator and the PLL remain enabled. Exit from this mode may be done manually or automatically.

This mode could be used for PHY General Power Down mode, PHY WoL mode and PHY Energy Detect Power Down mode.

**D2**: System Clocks Disabled, PLL disable requested, XTAL enabled - In this low power mode, all clocks derived from the PLL clock are disabled. The PLL is allowed to be disabled (and will disable if both of the PHYs are in either Energy Detect or General Power Down). The network clocks remain enabled if supplied by the PHYs or externally. The crystal oscillator remains enabled. Exit from this mode may be done manually or automatically.

This mode is useful for PHY Energy Detect Power Down mode and PHY WoL mode. This mode could be used for PHY General Power Down mode.

**D3**: System Clocks Disabled, PLL disabled, XTAL disabled - In this low power mode, all clocks derived from the PLL clock are disabled. The PLL will be disabled. External network clocks are gated off. The crystal oscillator is disabled. Exit from this mode may be only be done manually.

This mode is useful for PHY General Power Down mode.

The Host must place the PHYs into General Power Down mode by setting the Power Down (PHY\_PWR\_DWN) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) before setting this power state.

Clock Source	D0	D1	D2	D3
25 MHz Crystal Oscillator	ON	ON	ON	OFF
PLL	ON	ON	OFF(2)	OFF
system clocks (100 MHz, 50 MHz, 25 MHz and others)	ON	OFF	OFF	OFF
network clocks	available(1)	available(1)	available(1)	OFF(3)

# TABLE 6-2: POWER MANAGEMENT STATES

## TABLE 6-2:POWER MANAGEMENT STATES

Clock Source		D0	D1	D2	D3	
Note	1:	If supplied by the PHYs or externally				
	2:	PLL is requested to be turned off and will disable if both of the PHYs are in either Energy Detect or General Power Down				
	3:					

### 6.3.4.1 Entering Low Power Modes

To enter any of the low power modes (D1 - D3) from normal mode (D0), follow these steps:

- 1. Write the PM\_MODE and PM\_WAKE fields in the Power Management Control Register (PMT\_CTRL) to their desired values
- 2. Set the wake-up detection desired per Section 6.3.1, "Wake-Up Event Detection".
- 3. Set the appropriate wake-up notification per Section 6.3.2, "Wake-Up (PME) Notification".
- 4. Ensure that the device is in a state where it can safely be placed into a low power mode (all packets transmitted, receivers disabled, packets processed / flushed, etc.)
- 5. Set the PM\_SLEEP\_EN bit in the Power Management Control Register (PMT\_CTRL).

**Note:** The PM\_MODE field cannot be changed at the same time as the PM\_SLEEP\_EN bit is set and the PM\_SLEEP\_EN bit cannot be set at the same time that the PM\_MODE field is changed.

**Note:** The EEPROM Loader Register Data burst sequence (Section 12.4.5) can be used to achieve an initial power down state without the need of software by:

•First setting the PHYs into General Purpose Power Down by setting the PHY\_PWR\_DWN bit in PHY\_BASIC\_CONTROL\_1/2

via the PMI\_DATA / PMI\_ACCESS registers.

•Setting the PM\_MODE and PM\_SLEEP\_EN bits in the Power Management Control Register (PMT\_C-TRL).

Upon entering any low power mode, the Device Ready (READY) bit in the Hardware Configuration Register (HW\_CFG) and the Power Management Control Register (PMT\_CTRL) is forced low.

### Note: Upon entry into any of the power saving states the host interfaces are not functional.

### 6.3.4.2 Exiting Low Power Modes

Exiting from a low power mode can be done manually or automatically.

An automatic wake-up will occur based on the events described in Section 6.3.2, "Wake-Up (PME) Notification". Automatic wake-up is enabled with the Power Management Wakeup (PM\_WAKE) bit in the Power Management Control Register (PMT\_CTRL).

A manual wake-up is initiated by the host when:

- an I<sup>2</sup>C cycle (Start Condition detected) is performed. Although all reads and writes are ignored until the device has been woken, the host should direct the use a read of the Byte Order Test Register (BYTE\_TEST) to wake the device. Reads and writes to any other addresses should not be attempted until the device is awake.
  - **Note:** Since the I<sup>2</sup>C bus may have multiple slaves, the device will be woken on a cycle to any slave. This is a system level issue which can be solved with appropriate gating logic.
- an SMI cycle (MDC high and MDIO low) is performed. Although all reads and writes are ignored until the device has been woken, the host should direct the use a read of the Byte Order Test Register (BYTE\_TEST) to wake the device. Reads and writes to any other addresses should not be attempted until the device is awake.
  - **Note:** Since the SMI bus may have multiple slaves, the device will be woken on a cycle to any slave. This is a system level issue which can be solved with appropriate gating logic.

To determine when the host interface is functional, the Byte Order Test Register (BYTE\_TEST) should be polled. Once the correct pattern is read, the interface can be considered functional. At this point, the Device Ready (READY) bit in the Hardware Configuration Register (HW\_CFG) or the Power Management Control Register (PMT\_CTRL) can be polled to determine when the device is fully awake.

For both automatic and manual wake-up, the Device Ready (READY) bit will go high once the device is returned to power savings state D0 and the PLL has re-stabilized. The PM\_MODE and PM\_SLEEP\_EN fields in the Power Management Control Register (PMT\_CTRL) will also clear at this point.

Under normal conditions, the device will wake-up within 2 ms.

# 6.3.5 POWER MANAGEMENT REGISTERS

6.3.5.1 Power Management Control Register (PMT\_CTRL)

Offset: 084h Size: 32 bits

This read-write register controls the power management features of the device. The ready state of the device be determined via the Device Ready (READY) bit of this register.

**Note:** This register can be read while the device is in the reset or not ready / power savings states without leaving the host interface in an intermediate state. If the host interface is in a reset state, returned data may be invalid.

It is not necessary to read all four bytes of this register. DWORD access rules do not apply to this register.

Bits	Description	Туре	Default
31:29	<b>Power Management Mode (PM_MODE)</b> This register field determines the chip level power management mode that will be entered when the Power Management Sleep Enable (PM_SLEEP_EN) bit is set.	R/W/SC	000b
	000: D0 001: D1 010: D2 011: D3 100: Reserved 101: Reserved 110: Reserved 111: Reserved		
	Writes to this field are ignored if Power Management Sleep Enable (PM_SLEEP_EN) is also being written with a 1.		
	This field is cleared when the device wakes up.		

Bits	Description	Туре	Default
28	<b>Power Management Sleep Enable (PM_SLEEP_EN)</b> Setting this bit enters the chip level power management mode specified with the Power Management Mode (PM_MODE) field.	R/W/SC	Ob
	0: Device is not in a low power sleep state 1: Device is in a low power sleep state		
	This bit can <u>not</u> be written at the same time as the PM_MODE register field. The PM_MODE field must be set, and then this bit must be set for proper device operation.		
	Writes to this bit with a value of 1 are ignored if Power Management Mode (PM_MODE) is being written with a new value.		
	<b>Note:</b> Although not prevented by H/W, this bit should not be written with a value of 1 while Power Management Mode (PM_MODE) has a value of "D0".		
	This field is cleared when the device wakes up.		
27	<b>Power Management Wakeup (PM_WAKE)</b> When set, this bit enables automatic wake-up based on PME events.	R/W	0b
	0: Manual Wakeup only 1: Auto Wakeup enabled		
26	<b>LED Disable (LED_DIS)</b> This bit disables LED outputs. Open-drain / open-source LEDs are un-driven. Push-pull LEDs are still driven but are set to their inactive state.	R/W	Ob
	0: LEDs are enabled 1: LEDs are disabled		
25	<b>1588 Clock Disable (1588_DIS)</b> This bit disables the clocks for the entire 1588 Unit.	R/W	Ob
	0: Clocks are enabled 1: Clocks are disabled		
	In order for this bit to be set, it must be written as a 1 two consecutive times. A write of a 0 will reset the count.		
24	<b>1588 Timestamp Unit 2 Clock Disable (1588_TSU_2_DIS)</b> This bit disables the clocks for 1588 timestamp unit 2.	R/W	0b
	0: Clocks are enabled 1: Clocks are disabled		
	In order for this bit to be set, it must be written as a 1 two consecutive times. A write of a 0 will reset the count.		

Bits	Description	Туре	Default
23	<b>1588 Timestamp Unit 1 Clock Disable (1588_TSU_1_DIS)</b> This bit disables the clocks for 1588 timestamp unit 1.	R/W	0b
	0: Clocks are enabled 1: Clocks are disabled		
	In order for this bit to be set, it must be written as a 1 two consecutive times. A write of a 0 will reset the count.		
22	<b>1588 Timestamp Unit 0 Clock Disable (1588_TSU_0_DIS)</b> This bit disables the clocks for 1588 timestamp unit 0.	R/W	0b
	0: Clocks are enabled 1: Clocks are disabled		
	In order for this bit to be set, it must be written as a 1 two consecutive times. A write of a 0 will reset the count.		
21	RESERVED	RO	-
20	Switch Fabric Clock Disable (SWITCH_DIS) This bit disables the clocks for the Switch Fabric.	R/W	0b
	0: Clocks are enabled 1: Clocks are disabled		
	In order for this bit to be set, it must be written as a 1 two consecutive times. A write of a 0 will reset the count.		
19:18	RESERVED	RO	-
17	Energy-Detect / WoL Status Port B (ED_WOL_STS_B) This bit indicates an energy detect or WoL event occurred on the Port B PHY.	R/WC	0b
	In order to clear this bit, it is required that the event in the PHY be cleared as well. The event sources are described in Section 6.3, "Power Management," on page 63.		
16	Energy-Detect / WoL Status Port A (ED_WOL_STS_A) This bit indicates an energy detect or WoL event occurred on the Port A PHY.	R/WC	0b
	In order to clear this bit, it is required that the event in the PHY be cleared as well. The event sources are described in Section 6.3, "Power Management," on page 63.		
15	Energy-Detect / WoL Enable Port B (ED_WOL_EN_B) When set, the PME_INT bit in the Interrupt Status Register (INT_STS) will be asserted upon an energy-detect or WoL event from Port B.	R/W	Ob
14	Energy-Detect / WoL Enable Port A (ED_WOL_EN_A) When set, the PME_INT bit in the Interrupt Status Register (INT_STS) will be asserted upon an energy-detect or WoL event from Port A.	R/W	Ob
13:10	RESERVED	RO	-
9	RESERVED	RO	_

Bits		Description	Туре	Default
8:7	RESER	VED	RO	-
6:5	RESER	VED	RO	-
4	RESER	VED	RO	-
3:1	RESER	VED	RO	-
0	When so power-u host pro stabilize	<b>Ready (READY)</b> et, this bit indicates that the device is ready to be accessed. Upon ip, RST# reset, return from power savings states, or digital reset, the iccessor may interrogate this field as an indication that the device has id and is fully active. Ing edge of this bit will assert the Device Ready (READY) bit in S and can cause an interrupt if enabled.	RO	Ob
	Note:	With the exception of the HW_CFG, PMT_CTRL, BYTE_TEST, and RESET_CTL registers, read access to any internal resources is forbidden while the READY bit is cleared. Writes to any address are invalid until this bit is set.		
	Note:	This bit is identical to bit 27 of the Hardware Configuration Register (HW_CFG).		

### 6.4 Device Ready Operation

The device supports a Ready status register bit that indicates to the Host software when the device is fully ready for operation. This bit may be read via the Power Management Control Register (PMT\_CTRL) or the Hardware Configuration Register (HW\_CFG).

Following power-up reset, **RST**# reset, or digital reset (see Section 6.2, "Resets"), the Device Ready (READY) bit indicates that the device has read, and is configured from, the contents of the EEPROM.

An EEPROM RELOAD command, via the EEPROM Command Register (E2P\_CMD), will restart the EEPROM Loader, temporarily causing the Device Ready (READY) to be low.

Entry into any power savings state (see Section 6.3.4, "Chip Level Power Management") other than D0 will cause Device Ready (READY) to be low. Upon wake-up, the Device Ready (READY) bit will go high once the device is returned to power savings state D0 and the PLL has re-stabilized.

# 7.0 CONFIGURATION STRAPS

Configuration straps allow various features of the device to be automatically configured to user defined values. Configuration straps can be organized into two main categories: Hard-Straps and Soft-Straps. Both hard-straps and soft-straps are latched upon Power-On Reset (POR), or pin reset (**RST#**). The primary difference between these strap types is that soft-strap default values can be overridden by the EEPROM Loader, while hard-straps cannot.

Configuration straps which have a corresponding external pin include internal resistors in order to prevent the signal from floating when unconnected. If a particular configuration strap is connected to a load, an external pull-up or pull-down resistor should be used to augment the internal resistor to ensure that it reaches the required voltage level prior to latching. The internal resistor can also be overridden by the addition of an external resistor.

**Note:** The system designer must guarantee that configuration strap pins meet the timing requirements specified in Section 20.6.3, "Reset and Configuration Strap Timing". If configuration strap pins are not at the correct voltage level prior to being latched, the device may capture incorrect strap values.

## 7.1 Soft-Straps

Soft-strap values are latched on the release of POR or **RST**# and are overridden by values from the EEPROM Loader (when an EEPROM is present). These straps are used as direct configuration values or as defaults for CPU registers. Some, but not all, soft-straps have an associated pin. Those that do not have an associated pin, have a tie off default value. All soft-strap values can be overridden by the EEPROM Loader. Refer to Section 12.4, "EEPROM Loader," on page 357 for information on the operation of the EEPROM Loader and the loading of strap values. Table 12-4, "EEPROM Configuration Bits," on page 359 defines the soft-strap EEPROM bit map.

Straps which have an associated pin are also fully defined in Section 3.0, "Pin Descriptions and Configuration," on page 10.

Table 7-1 provides a list of all soft-straps and their associated pin or default value.

**Note:** The use of the term "configures" in the "Description" section of Table 7-1 indicates the register bit is loaded with the strap value, while the term "Affects" means the value of the register bit is determined by the strap value and some other condition(s).

Upon setting the Digital Reset (DIGITAL\_RST) bit in the Reset Control Register (RESET\_CTL) or upon issuing a RELOAD command via the EEPROM Command Register (E2P\_CMD), these straps return to their original latched (nonoverridden) values if an EEPROM is no longer attached or has been erased. The associated pins are not re-sampled (i.e. the value latched on the pin during the last POR or **RST**# will be used, not the value on the pin during the digital reset or RELOAD command issuance). If it is desired to re-latch the current configuration strap pin values, a POR or **RST**# must be issued.

### TABLE 7-1:SOFT-STRAP CONFIGURATION STRAP DEFINITIONS

Strap Name	Description	Pin / Default Value
LED_en_strap[5:0]	<b>LED Enable Straps:</b> Configures the default value for the LED Enable 5-0 (LED_EN[5:0]) bits of the LED Configuration Register (LED_CFG).	111111b
LED_fun_strap[2:0]	<b>LED Function Straps:</b> Configures the default value for the LED Function 2-0 (LED_FUN[2:0]) bits of the LED Configuration Register (LED_CFG).	000b
I2C_addr_override_strap	<b>I<sup>2</sup>C Address Override Strap:</b> When set, the I <sup>2</sup> C slave uses the address given by I2C_address_strap[6:0].	0
I2C_address_strap[6:0]	I <sup>2</sup> C Address Straps: When I2C_addr_override_strap set, the I <sup>2</sup> C slave uses this address.	0001010b

Strap Name	Description	Pin / Default Value
1588_enable_strap	<b>1588 Enable Strap:</b> Configures the default value of the 1588 Enable (1588_ENABLE) bit in the 1588 Command and Con- trol Register (1588_CMD_CTL).	<u>1588EN</u>
	<b>Note:</b> The defaults of the 1588 register set are such that the device will perform End-to-End Transparent Clock functionality without further configuration.	
auto_mdix_strap_1	<b>PHY A Auto-MDIX Enable Strap:</b> Configures the default value of the <b>AMDIX_EN Strap State Port A</b> bit of the Hardware Configuration Register (HW_CFG).	1b
	This strap is also used in conjunction with manual_mdix- _strap_1 to configure PHY A Auto-MDIX functionality when the Auto-MDIX Control (AMDIXCTRL) bit in the (x=A) PHY x Special Control/Status Indication Register (PHY_SPECIAL CONTROL_STAT_IND_x) indicates the strap settings should be used for auto-MDIX configuration.	
	<ul> <li>Note: This has no effect when the PHY is in 100BASE-FX mode.</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	
manual_mdix_strap_1	PHY A Manual MDIX Strap: Configures MDI(0) or MDIX(1) for PHY A when the auto_mdix_strap_1 is low and the Auto- MDIX Control (AMDIXCTRL) bit in the (x=A) PHY x Special Control/Status Indication Register (PHY_SPECIAL_CON- TROL_STAT_IND_x) indicates the strap settings are to be used for auto-MDIX configuration.	Ob
	<b>Note:</b> This has no effect when the PHY is in 100BASE-FX mode.	
	Refer to the respective register definition sections for addi- tional information.	

Strap Name	Description	Pin / Default Value
autoneg_strap_1 <b>Note:</b> autoneg_strap_1 and SQE_test_disable_strap_1 share the same strap register and EERPOM bit	PHY A Auto Negotiation Enable Strap: Configures the default value of the Auto-Negotiation Enable (PHY_AN) enable bit in the (x=A) PHY x Basic Control Register (PHY_BASIC_CONTROL_x). This strap also affects the default value of the following regis-	1b when in internal PHY mode ( <u>P1_INTPHY=1</u> ) else 0b
register and EEPROM bit.	<ul> <li>Inis strap also affects the default value of the following register bits (x=A):</li> <li>Speed Select LSB (PHY_SPEED_SEL_LSB) and Duplex Mode (PHY_DUPLEX) bits of the PHY x Basic Control Register (PHY_BASIC_CONTROL_x)</li> <li>10BASE-T Full Duplex and 10BASE-T Half Duplex bits of the PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)</li> <li>PHY Mode (MODE[2:0]) bits of the PHY x Special Modes Register (PHY_SPECIAL_MODES_x)</li> <li>Note: This has no effect when the PHY is in 100BASE-FX mode.</li> <li>Refer to the respective register definition sections for addi-</li> </ul>	
	tional information.	
SQE_test_disable_strap_1 <b>Note:</b> autoneg_strap_1 and SQE_test_disable_strap_1 share the same strap	<b>Port 1 Virtual PHY SQE Heartbeat Disable Strap:</b> Configures the default value of the SQEOFF bit in the (x=1) Port x Virtual PHY Special Control/Status Register (VPHY_SPE-CIAL_CONTROL_STATUS_x).	1b when in internal PHY mode ( <u>P1_INTPHY=1</u> ) else 0b
register and EEPROM bit.	Refer to the respective register definition sections for addi- tional information.	
speed_strap_1 <b>Note:</b> speed_strap_1 and speed_pol_strap_1 share the same strap register and	<ul> <li>PHY A Speed Select Strap: This strap affects the default value of the following register bits (x=A):</li> <li>Speed Select LSB (PHY_SPEED_SEL_LSB) bit of the</li> </ul>	1b
EEPROM bit.	PHY x Basic Control Register (PHY_BASIC_CON- TROL_x)	
	<ul> <li>10BASE-T Full Duplex and 10BASE-T Half Duplex bits of the PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)</li> </ul>	
	<ul> <li>PHY Mode (MODE[2:0]) bits of the PHY x Special Modes Register (PHY_SPECIAL_MODES_x)</li> </ul>	
	<b>Note:</b> This has no effect when the PHY is in 100BASE-FX mode.	
	Refer to the respective register definition sections for addi- tional information.	

Strap Name	Description	Pin / Default Value
speed_strap_1 (cont.) <b>Note:</b> speed_strap_1 and speed_pol_strap_1 share the same strap register and EEPROM bit.	<ul> <li>Port 1 Virtual PHY Speed Select Strap: This strap affects the default value of the following bits in the (x=1) Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x):</li> <li>100BASE-X Full Duplex</li> <li>100BASE-X Half Duplex</li> <li>10BASE-T Full Duplex</li> <li>10BASE-T Half Duplex</li> <li>Refer to Section 9.3.5.6 and Table 9-23 for more information.</li> <li>This strap also configures the speed for Port 1 when Virtual Auto-Negotiation fails. Refer to Section 9.2.6.2, "Parallel Detection," on page 107 for additional information.</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	1b
speed_pol_strap_1 <b>Note:</b> speed_strap_1 and speed_pol_strap_1 share the same strap register and EEPROM bit.	<ul> <li>Switch Port 1 Speed Polarity Strap: This strap determines the polarity of the P1_SPEED pin when in Port 1 RMII MAC mode.</li> <li>0 = P1_SPEED low means 100Mbps, high means 10Mbps 1 = P1_SPEED high means 100Mbps, low means 10Mbps</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	1b
duplex_strap_1 <b>Note:</b> duplex_strap_1 and duplex_pol_strap_1 share the same strap register and EEPROM bit.	<ul> <li>PHY A Duplex Select Strap: This strap affects the default value of the following register bits (x=A):</li> <li>Duplex Mode (PHY_DUPLEX) bit of the PHY x Basic Control Register (PHY_BASIC_CONTROL_x)</li> <li>10BASE-T Full Duplex bit of the PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)</li> <li>PHY Mode (MODE[2:0]) bits of the PHY x Special Modes Register (PHY_SPECIAL_MODES_x)</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	1b

Strap Name	Description	Pin / Default Value
duplex_strap_1 (cont.) <b>Note:</b> duplex_strap_1 and duplex_pol_strap_1 share the same strap register and EEPROM bit.	<ul> <li>Port 1 Virtual PHY Duplex Select Strap: This strap affects the default value of the following bits in the (x=1) Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x):</li> <li>100BASE-X Full Duplex</li> <li>100BASE-X Half Duplex</li> <li>10BASE-T Full Duplex</li> <li>10BASE-T Half Duplex</li> <li>Refer to Section 9.3.5.6 and Table 9-23 for more information.</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	1b
duplex_pol_strap_1 <b>Note:</b> duplex_strap_1 and duplex_pol_strap_1 share the same strap register and EEPROM bit.	<ul> <li>Switch Port 1 Duplex Polarity Strap: This strap determines the polarity of the P1_DUPLEX pin when in Port 1 MII MAC and RMII MAC modes.</li> <li>0 = P1_DUPLEX low means full-duplex</li> <li>1 = P1_DUPLEX high means full-duplex</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	1b
BP_EN_strap_1	Switch Port 1 Backpressure Enable Strap: Configures the default value for the Port 1 Backpressure Enable (BP_EN_1) bit of the Port 1 Manual Flow Control Register (MANUAL_F-C_1). Refer to the respective register definition sections for additional information.	1b
FD_FC_strap_1	<ul> <li>Switch Port 1 Full-Duplex Flow Control Enable Strap: This strap is used to configure the default value of the following register bits:</li> <li>Port 1 Full-Duplex Transmit Flow Control Enable (TX_F-C_1) and Port 1 Full-Duplex Receive Flow Control Enable (RX_FC_1) bits of the Port 1 Manual Flow Control Register (MANUAL_FC_1)</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	1b
FD_FC_strap_1 (cont.)	<ul> <li>PHY A Full-Duplex Flow Control Enable Strap: This strap affects the default value of the following register bits (x=A):</li> <li>Asymmetric Pause bit of the PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)</li> <li>Note: This has no effect when the PHY is in 100BASE-FX mode.</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	1b

TABLE 7-1:	SOFT-STRAP CONFIGURATION STRAP DEFINITIONS (CO	NTINUED)

Strap Name	Description	Pin / Default Value
FD_FC_strap_1 (cont.)	<b>Port 1 Virtual PHY Full-Duplex Flow Control Enable Strap:</b> This strap affects the default value of the following register bits (x=1):	1b
	<ul> <li>Asymmetric Pause and Pause bits of the Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x)</li> <li>Refer to the respective register definition sections for addi- tional information.</li> </ul>	
manual_FC_strap_1	Switch Port 1 Manual Flow Control Enable Strap: Config- ures the default value of the Port 1 Full-Duplex Manual Flow Control Select (MANUAL_FC_1) bit in the Port 1 Manual Flow Control Register (MANUAL_FC_1).	Ob
	Refer to the respective register definition sections for addi- tional information.	
manual_FC_strap_1 (cont.)	<b>PHY A Manual Flow Control Enable Strap:</b> This strap affects the default value of the following register bits (x=A):	Ob
	<ul> <li>Asymmetric Pause and Symmetric Pause bit of the PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)</li> </ul>	
	<b>Note:</b> This has no effect when the PHY is in 100BASE-FX mode.	
	Refer to the respective register definition sections for addi- tional information.	
manual_FC_strap_1 (cont.)	<b>Port 1 Virtual PHY Manual Flow Control Enable Strap:</b> This strap affects the default value of the following register bits (x=1):	Ob
	<ul> <li>Asymmetric Pause and Symmetric Pause bits of the Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY_AN_ADV_x)</li> </ul>	
	Refer to the respective register definition sections for addi- tional information.	
EEE_enable_strap_1	Switch Port 1 Energy Efficient Ethernet Enable Strap: Configures the default value of the Energy Efficient Ethernet (EEE_ENABLE) bit in the (x=1) Port x MAC Transmit Configu- ration Register (MAC_TX_CFG_x).	EEEEN
	<b>Note:</b> This has no effect when in Port 1 internal PHY mode when the PHY is in 100BASE-FX mode (lack of EEE auto-negotiation results disables EEE).	
	Refer to the respective register definition sections for addi- tional information.	

Strap Name	Description	Pin / Default Value
EEE_enable_strap_1 (cont.)	<ul> <li>PHY A Energy Efficient Ethernet Enable Strap: This strap affects the default value of the following register bits (x=A):</li> <li>PHY Energy Efficient Ethernet Enable (PHYEEEEN) bit of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY_EDPD_CFG_X)</li> <li>100BASE-TX EEE bit of the PHY x EEE Capability Register (PHY_EEE_CAP_X)</li> <li>100BASE-TX EEE bit of the PHY x EEE Advertisement Register (PHY_EEE_ADV_X)</li> <li>Note: This has no effect when the PHY is in 100BASE-FX mode.</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	EEEN
auto_mdix_strap_2	<ul> <li>PHY B Auto-MDIX Enable Strap: Configures the default value of the AMDIX_EN Strap State Port B bit of the Hardware Configuration Register (HW_CFG).</li> <li>This strap is also used in conjunction with manual_mdix_strap_2 to configure PHY B Auto-MDIX functionality when the Auto-MDIX Control (AMDIXCTRL) bit in the (x=B) PHY x Special Control/Status Indication Register (PHY_SPECIALCONTROL_STAT_IND_x) indicates the strap settings should be used for auto-MDIX configuration.</li> <li>Note: This has no effect when the PHY is in 100BASE-FX mode.</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	1b
manual_mdix_strap_2	<ul> <li>PHY B Manual MDIX Strap: Configures MDI(0) or MDIX(1) for Port 2 when the auto_mdix_strap_2 is low and the Auto-MDIX Control (AMDIXCTRL) bit in the (x=B) PHY x Special Control/Status Indication Register (PHY_SPECIAL_CON-TROL_STAT_IND_x) indicates the strap settings are to be used for auto-MDIX configuration.</li> <li>Note: This has no effect when the PHY is in 100BASE-FX mode.</li> <li>Refer to the respective register definition sections for additional information.</li> </ul>	Ob

Strap Name	Description	Pin / Default Value
autoneg_strap_2	<b>PHY B Auto Negotiation Enable Strap:</b> Configures the default value of the Auto-Negotiation Enable (PHY_AN) enable bit in the (x=B) PHY x Basic Control Register (PHY_BASIC_CONTROL_x).	1b
	This strap also affects the default value of the following register bits (x=B):	
	<ul> <li>Speed Select LSB (PHY_SPEED_SEL_LSB) and Duplex Mode (PHY_DUPLEX) bits of the PHY x Basic Control Register (PHY_BASIC_CONTROL_x)</li> </ul>	
	<ul> <li>10BASE-T Full Duplex and 10BASE-T Half Duplex bits of the PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)</li> </ul>	
	PHY Mode (MODE[2:0]) bits of the PHY x Special Modes Register (PHY_SPECIAL_MODES_x)	
	<b>Note:</b> This has no effect when the PHY is in 100BASE-FX mode.	
	Refer to the respective register definition sections for addi- tional information.	
speed_strap_2	<b>PHY B Speed Select Strap:</b> This strap affects the default value of the following register bits (x=B):	1b
	<ul> <li>Speed Select LSB (PHY_SPEED_SEL_LSB) bit of the PHY x Basic Control Register (PHY_BASIC_CON- TROL_x)</li> <li>10BASE-T Full Duplex and 10BASE-T Half Duplex bits of the PHY x Auto-Negotiation Advertisement Register</li> </ul>	
	<ul> <li>(PHY_AN_ADV_x)</li> <li>PHY Mode (MODE[2:0]) bits of the PHY x Special Modes Register (PHY_SPECIAL_MODES_x)</li> </ul>	
	<b>Note:</b> This has no effect when the PHY is in 100BASE-FX mode.	
	Refer to the respective register definition sections for addi- tional information.	
duplex_strap_2	<b>PHY B Duplex Select Strap:</b> This strap affects the default value of the following register bits (x=B):	1b
	Duplex Mode (PHY_DUPLEX) bit of the PHY x Basic Control Register (PHY_BASIC_CONTROL_x)	
	<ul> <li>10BASE-T Full Duplex bit of the PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)</li> </ul>	
	PHY Mode (MODE[2:0]) bits of the PHY x Special Modes Register (PHY_SPECIAL_MODES_x)	
	Refer to the respective register definition sections for addi- tional information.	

<b>TABLE 7-1</b> :	SOFT-STRAP CONFIGURATION STRAP DEFINITIONS (CONTINUED)
--------------------	--

Strap Name	Description	Pin / Default Value
BP_EN_strap_2	Switch Port 2 Backpressure Enable Strap: Configures the default value for the Port 2 Backpressure Enable (BP_EN_2) bit of the Port 2 Manual Flow Control Register (MANUAL_F-C_2).	1b
	Refer to the respective register definition sections for addi- tional information.	
FD_FC_strap_2	Switch Port 2 Full-Duplex Flow Control Enable Strap: This strap is used to configure the default value of the following register bits:	1b
	<ul> <li>Port 2 Full-Duplex Transmit Flow Control Enable (TX_F-C_2) and Port 2 Full-Duplex Receive Flow Control Enable (RX_FC_2) bits of the Port 2 Manual Flow Control Register (MANUAL_FC_2).</li> </ul>	
	Refer to the respective register definition sections for addi- tional information.	
FD_FC_strap_2 (cont.)	<b>PHY B Full-Duplex Flow Control Enable Strap:</b> This strap also affects the default value of the following register bits (x=B):	1b
	<ul> <li>Asymmetric Pause bit of the PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)</li> </ul>	
	<b>Note:</b> This has no effect when the PHY is in 100BASE-FX mode.	
	Refer to the respective register definition sections for addi- tional information.	
manual_FC_strap_2	Switch Port 2 Manual Flow Control Enable Strap: Config- ures the default value of the Port 2 Full-Duplex Manual Flow Control Select (MANUAL_FC_2) bit in the Port 2 Manual Flow Control Register (MANUAL_FC_2). Refer to the respective register definition sections for addi- tional information.	Ob
manual_FC_strap_2 (cont.)	<b>PHY B Manual Flow Control Enable Strap:</b> This strap affects the default value of the following register bits (x=B):	Ob
	<ul> <li>Asymmetric Pause and Symmetric Pause bits of the PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)</li> </ul>	
	<b>Note:</b> This has no effect when the PHY is in 100BASE-FX mode.	
	Refer to the respective register definition sections for addi- tional information.	

Strap Name	Description	Pin / Default Value
EEE_enable_strap_2	Switch Port 2 Energy Efficient Ethernet Enable Strap: Configures the default value of the Energy Efficient Ethernet (EEE_ENABLE) bit in the (x=2) Port x MAC Transmit Configu- ration Register (MAC_TX_CFG_x).	EEEEN
	<b>Note:</b> This has no effect when the PHY is in 100BASE-FX mode (lack of EEE auto-negotiation results disables EEE).	
	Refer to the respective register definition sections for addi- tional information.	
EEE_enable_strap_2 (cont.)	<b>PHY B Energy Efficient Ethernet Enable Strap:</b> This strap affects the default value of the following register bits (x=B):	EEEEN
	<ul> <li>PHY Energy Efficient Ethernet Enable (PHYEEEEN) bit of the PHY x EDPD NLP / Crossover Time / EEE Configu- ration Register (PHY_EDPD_CFG_x)</li> </ul>	
	<ul> <li>100BASE-TX EEE bit of the PHY x EEE Capability Register (PHY_EEE_CAP_x)</li> <li>100BASE-TX EEE bit of the PHY x EEE Advertisement</li> </ul>	
	Register (PHY_EEE_ADV_x)	
	<b>Note:</b> This has no effect when the PHY is in 100BASE-FX mode.	
	Refer to the respective register definition sections for addi- tional information.	
SQE_test_disable_strap_0	<b>Port 0 Virtual PHY SQE Heartbeat Disable Strap:</b> Configures the default value of the SQEOFF bit in the (x=0) Port x Virtual PHY Special Control/Status Register (VPHY_SPE-CIAL_CONTROL_STATUS_x).	Ob
	Refer to the respective register definition sections for addi- tional information.	
speed_strap_0 Note: speed_strap_0 and speed_pol_strap_0 share the same strap register and EEPROM bit.	<b>Port 0 Virtual PHY Speed Select Strap:</b> This strap affects the default value of the following bits in the (x=0) Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x):	1b
	100BASE-X Full Duplex	
	100BASE-X Half Duplex	
	<ul><li>10BASE-T Full Duplex</li><li>10BASE-T Half Duplex</li></ul>	
	Refer to Section 9.3.5.6 and Table 9-23 for more information.	
	This strap also configures the speed for Port 0 when Virtual Auto-Negotiation fails. Refer to Section 9.2.6.2, "Parallel Detection," on page 107 for additional information.	
	Refer to the respective register definition sections for addi- tional information.	

<b>TABLE 7-1</b> :	SOFT-STRAP CONFIGURATION STRAP DEFINITIONS (CONTINUED)
--------------------	--

Strap Name	Description	Pin / Default Value
speed_pol_strap_0 <b>Note:</b> speed_strap_0 and speed_pol_strap_0 share the same strap register and EEPROM bit.	<ul> <li>Switch Port 0 Speed Polarity Strap: This strap determines the polarity of the P0_SPEED when in Port 0 RMII MAC mode.</li> <li>0 = P0_SPEED low means 100Mbps, high means 10Mbps 1 = P0_SPEED high means 100Mbps, low means 10Mbps Refer to the respective register definition sections for addi-</li> </ul>	1b
	tional information.	
duplex_strap_0 <b>Note:</b> duplex_strap_0 and duplex_pol_strap_0 share the same strap register and EEPROM bit.	<b>Port 0 Virtual PHY Duplex Select Strap:</b> This strap affects the default value of the following bits in the (x=0) Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x):	1b
	100BASE-X Full Duplex	
	100BASE-X Half Duplex	
	<ul><li>10BASE-T Full Duplex</li><li>10BASE-T Half Duplex</li></ul>	
	Refer to Section 9.3.5.6 and Table 9-23 for more information.	
	Refer to the respective register definition sections for addi- tional information.	
duplex_pol_strap_0 <b>Note:</b> duplex_strap_0 and duplex_pol_strap_0 share	<b>Switch Port 0 Duplex Polarity Strap:</b> This strap determines the polarity of the P0_DUPLEX pin when in Port 0 MII MAC and RMII MAC modes.	1b
the same strap register and EEPROM bit.	0 = P0_DUPLEX low means full-duplex 1 = P0_DUPLEX high means full-duplex	
	Refer to the respective register definition sections for addi- tional information.	
BP_EN_strap_0	<b>Switch Port 0 Backpressure Enable Strap:</b> Configures the default value of the Port 0 Backpressure Enable (BP_EN_0) bit of the Port 0 Manual Flow Control Register (MANUAL_F-C_0).	1b
	Refer to the respective register definition sections for addi- tional information.	
FD_FC_strap_0	Switch Port 0 Full-Duplex Flow Control Enable Strap: This strap is used to configure the default value of the following register bits:	1b
	<ul> <li>Port 0 Full-Duplex Transmit Flow Control Enable (TX_F- C_0) and Port 0 Full-Duplex Receive Flow Control Enable (RX_FC_0) bits of the Port 0 Manual Flow Control Regis- ter (MANUAL_FC_0)</li> </ul>	
	Refer to the respective register definition sections for addi- tional information.	
	<ul> <li>tional information.</li> <li>Switch Port 0 Backpressure Enable Strap: Configures the default value of the Port 0 Backpressure Enable (BP_EN_0) bit of the Port 0 Manual Flow Control Register (MANUAL_F-C_0).</li> <li>Refer to the respective register definition sections for additional information.</li> <li>Switch Port 0 Full-Duplex Flow Control Enable Strap: This strap is used to configure the default value of the following register bits:</li> <li>Port 0 Full-Duplex Transmit Flow Control Enable (TX_F-C_0) and Port 0 Full-Duplex Receive Flow Control Enable (RX_FC_0) bits of the Port 0 Manual Flow Control Register ter (MANUAL_FC_0)</li> <li>Refer to the respective register definition sections for addi-</li> </ul>	

Strap Name	Description	Pin / Default Value
FD_FC_strap_0 (cont.)	<b>Port 0 Virtual PHY Full-Duplex Flow Control Enable Strap:</b> This strap affects the default value of the following register bits (x=0):	1b
	<ul> <li>Asymmetric Pause and Pause bits of the Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x)</li> </ul>	
	Refer to the respective register definition sections for addi- tional information.	
manual_FC_strap_0	<ul> <li>Port 0 Virtual PHY Manual Flow Control Enable Strap: This strap affects the default value of the following register bits (x=0):</li> <li>Asymmetric Pause and Symmetric Pause bits of the Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY_AN_ADV_x)</li> <li>Performed to the respective register definition sections for additional sections for additionadditional sections for additional section</li></ul>	Ob
	Refer to the respective register definition sections for addi- tional information.	
EEE_enable_strap_0	Switch Port 0 Energy Efficient Ethernet Enable Strap: Configures the default value of the Energy Efficient Ethernet (EEE_ENABLE) bit in the (x=0) Port x MAC Transmit Configu- ration Register (MAC_TX_CFG_x).	Ob
	Refer to the respective register definition sections for addi- tional information.	

### TABLE 7-1: SOFT-STRAP CONFIGURATION STRAP DEFINITIONS (CONTINUED)

## 7.2 Hard-Straps

Hard-straps are latched upon Power-On Reset (POR) or pin reset (**RST**#) only. Unlike soft-straps, hard-straps always have an associated pin and cannot be overridden by the EEPROM Loader. These straps are used as either direct configuration values or as register defaults. Table 7-2 provides a list of all hard-straps and their associated pin. These straps, along with their pin assignments are also fully defined in Section 3.0, "Pin Descriptions and Configuration," on page 10.

TABLE 7-2: HARD-STRAP CONFIGURATION STRAP DEFINITIONS
---

Strap Name	Description Pins		
eeprom_size_strap	<b>EEPROM Size Strap:</b> Configures the EEPROM size range.	E2PSIZE	
	A low selects 1K bits (128 x 8) through 16K bits (2K x 8).		
	A high selects 32K bits (4K x 8) through 512K bits (64K x 8).		
serial_mngt_mode_strap	Serial Management Mode Strap: Configures the serial management mode.	MNGT0	
	0 = SMI Managed Mode 1 = I <sup>2</sup> C Managed Mode		
	Refer to Section 2.0, "General Description," on page 8 for additional information on the various modes of the device.		

TABLE 7-2:	HARD-STRAP CONFIGURATION STRAP DEFINITIONS (CONTINUED)
------------	--

Strap Name	Description			Pins
P0_mode_strap[1:0]	Switch Port 0 Mo tion for Port 0. 00 = MII MAC Mo 01 = MII PHY Mo 10 = RMII MAC N 11 = RMII PHY M For the LAN9355 lowing mapping:	<u>P0_MODE3</u> : <u>P0_MODE2</u>		
	P0 MODE[3:2]	P0_mode_strap[1:0]		
	00	00 (MII MAC)		
	01	01 (MII PHY)		
	10	10 (RMII MAC)		
	11	11 (RMII PHY)		
	See Table 7-3 for			
P0_rmii_clock_dir_strap	Switch Port 0 RMII Clock Direction Strap: Configures the default value of the RMII Clock Direction bit in the (x=0) Port x Virtual PHY Special Control/Status Register (VPHY_SPE- CIAL_CONTROL_STATUS_x). 0 = Input 1 = Output			<u>P0 MODE1</u>
	See Table 7-3 for			
P0_clock_strength_strap	Switch <b>Port 0 Clock Strength Strap:</b> Configures the default value of the RMII/Turbo MII Clock Strength bit in the (x=0) Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CONTROL_STATUS_x) 0 = 12ma 1 = 16ma			<u>P0 MODE0</u>
	See Table 7-3 for			
turbo_mii_enable_strap_0	Switch <b>Port 0 Turbo MII Enable Strap</b> : Configures the default value of the Turbo Mode Enable bit in the (x=0) Port x Virtual PHY Special Control/Status Register (VPHY_SPE- CIAL_CONTROL_STATUS_x) when in MII PHY mode. 0 = 100Mbps 1 = 200Mbps			<u>P0 MODE1</u>
	See Table 7-3 for			

Strap Name		Description			
P1_mode_strap[2:0]	Switch Port 1 Mo tion for Port 1. 000 = MII MAC M 001 = MII PHY M 010 = RMII MAC 011 = RMII PHY M 100 = Internal PH	P1 INTPHY : P1 MODE3 : P1 MODE2			
	P1 INTPHY÷ RMII REMAP (see note)	<u>P1_MODE[3:2]</u>	P1_mode_strap[2:0]		
	0	00	000 (MII MAC)		
	0	01	001 (MII PHY)		
	0	10	010 (RMII MAC)		
	0	11	011 (RMII PHY)		
	1	хх	100 (Internal PHY)		
	See Table 7-4 for				
P1_rmii_clock_dir_strap	default value of th x Virtual PHY Spe CIAL_CONTROL 0 = Input 1 = Output				
P1_clock_strength_strap	value of the RMII/ Port x Virtual PHY	Switch <b>Port 1 Clock Strength Strap:</b> Configures the default value of the RMII/Turbo MII Clock Strength bit in the (x=1) Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CONTROL_STATUS_x). <b>0 = 12ma</b>			
	1 = 16ma See Table 7-4 for				

TABLE 7-2:	HARD-STRAP CONFIGURATION STRAP DEFINITIONS (CONTINUED)
------------	--

Strap Name	Description	Pins
turbo_mii_enable_strap_1	Switch <b>Port 1 Turbo MII Enable Strap:</b> Configures the default value of the Turbo Mode Enable bit in the (x=1) Port x Virtual PHY Special Control/Status Register (VPHY_SPE-CIAL_CONTROL_STATUS_x) when in MII PHY mode.	P1 MODE1
	0 = 100Mbps 1 = 200Mbps	
	See Table 7-4 for the combined Port 1 mode strapping.	
phy_addr_sel_strap	Switch PHY Address Select Strap: Configures the default MII management address values for the PHYs and Virtual PHY as detailed in Section 9.1.1, "PHY Addressing," on page 98.	<u>PHYADD</u>
fx_mode_strap_1	PHY A FX Mode Strap: Selects FX mode for PHY A.This strap is set high when <a href="#">FXLOSEN</a> is above 1 V (typ.) orFXSDENA is above 1 V (typ.).	FXLOSEN : FXSDENA
fx_mode_strap_2	PHY B FX Mode Strap: Selects FX mode for PHY B.         This strap is set high when FXLOSEN is above 2 V (typ.) or         FXSDENB is above 1 V (typ.).	FXLOSEN : FXSDENB
fx_los_strap_1	<ul> <li>PHY A FX-LOS Select Strap: Selects Loss of Signal mode for PHY A.</li> <li>This strap is set high when <u>FXLOSEN</u> is above 1 V (typ.).</li> </ul>	FXLOSEN
fx_los_strap_2	PHY B FX-LOS Select Strap: Selects Loss of Signal mode for PHY B.This strap is set high when <a href="https://www.example.com">EXLOSEN</a> is above 2 V (typ.).	<u>FXLOSEN</u>

Note 1: The combined Port 0 strap chart is as follows:

P1 INTPHY : P0 MODE3	P0 MODE2	P0 MODE1	P0 MODE0	Mode
x0	0	х	х	MII MAC
×0	1	0	х	MII PHY
×0	1	1	0	Turbo MII PHY 12 ma
×0	1	1	1	Turbo MII PHY 16 ma
x1	0	0	х	RMII MAC clock in
x1	0	1	0	RMII MAC clock out 12ma
x1	0	1	1	RMII MAC clock out 16ma
x1	1	0	х	RMII PHY clock in
x1	1	1	0	RMII PHY clock out 12ma
x1	1	1	1	RMII PHY clock out 16ma

TABLE 7-3: PORT 0 MODE STRAP MAPPING

**Note 2:** The combined Port 1 strap chart is as follows:

TABLE 7-4:	PORT 1 MODE STRAP MAPPING

P1 INTPHY : P1 MODE3	P1 MODE2	<u>P1 MODE1</u>	P1 MODE0	Port 1 Mode
00	0	х	х	MII MAC
00	1	0	х	MII PHY
00	1	1	0	Turbo MII PHY 12 ma
00	1	1	1	Turbo MII PHY 16 ma
01	0	0	х	RMII MAC clock in
01	0	1	0	RMII MAC clock out 12ma
01	0	1	1	RMII MAC clock out 16ma
01	1	0	х	RMII PHY clock in
01	1	1	0	RMII PHY clock out 12ma
01	1	1	1	RMII PHY clock out 16ma
1x	х	х	х	Internal PHY

# 8.0 SYSTEM INTERRUPTS

## 8.1 Functional Overview

This chapter describes the system interrupt structure of the device. The device provides a multi-tier programmable interrupt structure which is controlled by the System Interrupt Controller. The programmable system interrupts are generated internally by the various device sub-modules and can be configured to generate a single external host interrupt via the **IRQ** interrupt output pin. The programmable nature of the host interrupt provides the user with the ability to optimize performance dependent upon the application requirements. The **IRQ** interrupt buffer type, polarity and de-assertion interval are modifiable. The **IRQ** interrupt can be configured as an open-drain output to facilitate the sharing of interrupts with other devices. All internal interrupts are maskable and capable of triggering the **IRQ** interrupt.

## 8.2 Interrupt Sources

The device is capable of generating the following interrupt types:

- 1588 Interrupts
- Switch Fabric Interrupts (Buffer Manager, Switch Engine and Port 2,1,0 MACs)
- Ethernet PHY Interrupts
- GPIO Interrupts
- Power Management Interrupts
- General Purpose Timer Interrupt (GPT)
- Software Interrupt (General Purpose)
- Device Ready Interrupt
- Clock Output Test Mode


All interrupts are accessed and configured via registers arranged into a multi-tier, branch-like structure, as shown in Figure 8-1. At the top level of the device interrupt structure are the Interrupt Status Register (INT\_STS), Interrupt Enable Register (INT\_EN) and Interrupt Configuration Register (IRQ\_CFG).

The Interrupt Status Register (INT\_STS) and Interrupt Enable Register (INT\_EN) aggregate and enable/disable all interrupts from the various device sub-modules, combining them together to create the IRQ interrupt. These registers provide direct interrupt access/configuration to the General Purpose Timer, software and device ready interrupts. These interrupts can be monitored, enabled/disabled and cleared, directly within these two registers. In addition, event indications are provided for the 1588, Switch Fabric, Power Management, GPIO and Ethernet PHY interrupts. These interrupts differ in that the interrupt sources are generated and cleared in other sub-block registers. The INT\_STS register does not provide details on what specific event within the sub-module caused the interrupt and requires the software to poll an additional sub-module interrupt register (as shown in Figure 8-1) to determine the exact interrupt source and clear it. For interrupts which involve multiple registers, only after the interrupt has been serviced and cleared at its source will it be cleared in the INT\_STS register.

The Interrupt Configuration Register (IRQ\_CFG) is responsible for enabling/disabling the IRQ interrupt output pin as well as configuring its properties. The IRQ\_CFG register allows the modification of the IRQ pin buffer type, polarity and de-assertion interval. The de-assertion timer guarantees a minimum interrupt de-assertion period for the IRQ output and is programmable via the Interrupt De-assertion Interval (INT\_DEAS) field of the Interrupt Configuration Register

(IRQ\_CFG). A setting of all zeros disables the de-assertion timer. The de-assertion interval starts when the IRQ pin deasserts, regardless of the reason.





The following sections detail each category of interrupts and their related registers. Refer to the corresponding function's chapter for bit-level definitions of all interrupt registers.

#### 8.2.1 1588 INTERRUPTS

Multiple 1588 Time Stamp interrupt sources are provided by the device. The top-level 1588 Interrupt Event (1588\_EVNT) bit of the Interrupt Status Register (INT\_STS) provides indication that a 1588 interrupt event occurred in the 1588 Interrupt Status Register (1588\_INT\_STS).

The 1588 Interrupt Enable Register (1588\_INT\_EN) provides enabling/disabling of all 1588 interrupt conditions. The 1588 Interrupt Status Register (1588\_INT\_STS) provides the status of all 1588 interrupts. These include TX/RX 1588 clock capture indication on Ports 2,1,0, 1588 clock capture for GPIO events, as well as 1588 timer interrupt indication.

In order for a 1588 interrupt event to trigger the external IRQ interrupt pin, the desired 1588 interrupt event must be enabled in the 1588 Interrupt Enable Register (1588\_INT\_EN), bit 29 (1588\_EVNT\_EN) of the Interrupt Enable Register (INT\_EN) must be set and the IRQ output must be enabled via the IRQ Enable (IRQ\_EN) bit of the of the Interrupt Configuration Register (IRQ\_CFG).

For additional details on the 1588 Time Stamp interrupts, refer to Section 15.0, "IEEE 1588," on page 399.

#### 8.2.2 SWITCH FABRIC INTERRUPTS

Multiple Switch Fabric interrupt sources are provided by the device in a three-tiered register structure as shown in Figure 8-1. The top-level Switch Fabric Interrupt Event (SWITCH\_INT) bit of the Interrupt Status Register (INT\_STS) provides indication that a Switch Fabric interrupt event occurred in the Switch Global Interrupt Pending Register (SW\_IPR).

The Switch Global Interrupt Pending Register (SW\_IPR) and Switch Global Interrupt Mask Register (SW\_IMR) provide status and enabling/disabling of all Switch Fabric sub-modules interrupts (Buffer Manager, Switch Engine and Port 2,1,0 MACs).

The low-level Switch Fabric sub-module interrupt pending and mask registers of the Buffer Manager, Switch Engine and Port 2,1,0 MACs provide multiple interrupt sources from their respective sub-modules. These low-level registers provide the following interrupt sources:

- Buffer Manager (Buffer Manager Interrupt Mask Register (BM\_IMR) and Buffer Manager Interrupt Pending Register (BM\_IPR))
  - Status B Pending
  - Status A Pending
- Switch Engine (Switch Engine Interrupt Mask Register (SWE\_IMR) and Switch Engine Interrupt Pending Register (SWE\_IPR))
- Interrupt Pending
- Port 2,1,0 MACs (Port x MAC Interrupt Mask Register (MAC\_IMR\_x) and Port x MAC Interrupt Pending Register (MAC\_IPR\_x))
  - No currently supported interrupt sources. These registers are reserved for future use.

In order for a Switch Fabric interrupt event to trigger the external IRQ interrupt pin, the following must be configured:

- The desired Switch Fabric sub-module interrupt event must be enabled in the corresponding mask register (Buffer Manager Interrupt Mask Register (BM\_IMR) for the Buffer Manager, Switch Engine Interrupt Mask Register (SWE\_IMR) for the Switch Engine and/or Port x MAC Interrupt Mask Register (MAC\_IMR\_x) for the Port 2,1,0 MACs)
- The desired Switch Fabric sub-module interrupt event must be enabled in the Switch Global Interrupt Mask Register (SW\_IMR)
- The Switch Engine Interrupt Event Enable (SWITCH\_INT\_EN) bit of the Interrupt Enable Register (INT\_EN) must
   be set
- The IRQ output must be enabled via the IRQ Enable (IRQ\_EN) bit of the Interrupt Configuration Register (IRQ\_CFG)

### 8.2.3 ETHERNET PHY INTERRUPTS

The Ethernet PHYs each provide a set of identical interrupt sources. The top-level Physical PHY A Interrupt Event (PHY\_INT\_A) and Physical PHY B Interrupt Event (PHY\_INT\_B) bits of the Interrupt Status Register (INT\_STS) provide indication that a PHY interrupt event occurred in the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_-SOURCE\_x).

PHY interrupts are enabled/disabled via their respective PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x). The source of a PHY interrupt can be determined and cleared via the PHY x Interrupt Source Flags Register (PHY\_IN-TERRUPT\_SOURCE\_x). Unique interrupts are generated based on the following events:

- ENERGYON Activated
- Auto-Negotiation Complete
- Remote Fault Detected
- Link Down (Link Status Negated)
- · Link Up (Link Status Asserted)
- Auto-Negotiation LP Acknowledge
- Parallel Detection Fault
- Auto-Negotiation Page Received
- Wake-on-LAN Event Detected

In order for an interrupt event to trigger the external **IRQ** interrupt pin, the desired PHY interrupt event must be enabled in the corresponding PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x), the Physical PHY A Interrupt Event Enable (PHY\_INT\_A\_EN) and/or Physical PHY B Interrupt Event Enable (PHY\_INT\_B\_EN) bits of the Interrupt Enable Register (INT\_EN) must be set and the IRQ output must be enabled via the IRQ Enable (IRQ\_EN) bit of the Interrupt Configuration Register (IRQ\_CFG).

For additional details on the Ethernet PHY interrupts, refer to Section 9.2.9, "PHY Interrupts," on page 109.

### 8.2.4 GPIO INTERRUPTS

Each GPIO of the device is provided with its own interrupt. The top-level GPIO Interrupt Event (GPIO) bit of the Interrupt Status Register (INT\_STS) provides indication that a GPIO interrupt event occurred in the General Purpose I/O Interrupt Status and Enable Register (GPIO\_INT\_STS\_EN). The General Purpose I/O Interrupt Status and Enable Register (GPIO\_INT\_STS\_EN). The General Purpose I/O Interrupt Status and Enable Register (GPIO\_INT\_STS\_EN).

In order for a GPIO interrupt event to trigger the external **IRQ** interrupt pin, the desired GPIO interrupt must be enabled in the General Purpose I/O Interrupt Status and Enable Register (GPIO\_INT\_STS\_EN), the GPIO Interrupt Event Enable (GPIO\_EN) bit of the Interrupt Enable Register (INT\_EN) must be set and the **IRQ** output must be enabled via the IRQ Enable (IRQ\_EN) bit of the Interrupt Configuration Register (IRQ\_CFG).

For additional details on the GPIO interrupts, refer to Section 17.2.1, "GPIO Interrupts," on page 490.

### 8.2.5 POWER MANAGEMENT INTERRUPTS

Multiple Power Management Event interrupt sources are provided by the device. The top-level Power Management Interrupt Event (PME\_INT) bit of the Interrupt Status Register (INT\_STS) provides indication that a Power Management interrupt event occurred in the Power Management Control Register (PMT\_CTRL).

The Power Management Control Register (PMT\_CTRL) provides enabling/disabling and status of all Power Management conditions. These include energy-detect on the PHYs and Wake-On-LAN (Perfect DA, Broadcast, Wake-up frame or Magic Packet) detection by PHYs A&B.

In order for a Power Management interrupt event to trigger the external **IRQ** interrupt pin, the desired Power Management interrupt event must be enabled in the Power Management Control Register (PMT\_CTRL), the Power Management Event Interrupt Enable (PME\_INT\_EN) bit of the Interrupt Enable Register (INT\_EN) must be set and the **IRQ** output must be enabled via the IRQ Enable (IRQ\_EN) bit 8 of the Interrupt Configuration Register (IRQ\_CFG).

The power management interrupts are only a portion of the power management features of the device. For additional details on power management, refer to Section 6.3, "Power Management," on page 63.

### 8.2.6 GENERAL PURPOSE TIMER INTERRUPT

A GP Timer (GPT\_INT) interrupt is provided in the top-level Interrupt Status Register (INT\_STS) and Interrupt Enable Register (INT\_EN). This interrupt is issued when the General Purpose Timer Count Register (GPT\_CNT) wraps past zero to FFFFh and is cleared when the GP Timer (GPT\_INT) bit of the Interrupt Status Register (INT\_STS) is written with 1.

In order for a General Purpose Timer interrupt event to trigger the external **IRQ** interrupt pin, the GPT must be enabled via the General Purpose Timer Enable (TIMER\_EN) bit in the General Purpose Timer Configuration Register (GPT\_CFG), the GP Timer Interrupt Enable (GPT\_INT\_EN) bit of the Interrupt Enable Register (INT\_EN) must be set and the **IRQ** output must be enabled via the IRQ Enable (IRQ\_EN) bit of the Interrupt Configuration Register (IRQ\_CFG).

© 2015 Microchip Technology Inc.

For additional details on the General Purpose Timer, refer to Section 16.1, "General Purpose Timer," on page 486.

#### 8.2.7 SOFTWARE INTERRUPT

A general purpose software interrupt is provided in the top level Interrupt Status Register (INT\_STS) and Interrupt Enable Register (INT\_EN). The Software Interrupt (SW\_INT) bit of the Interrupt Status Register (INT\_STS) is generated when the Software Interrupt Enable (SW\_INT\_EN) bit of the Interrupt Enable Register (INT\_EN) changes from cleared to set (i.e. on the rising edge of the enable). This interrupt provides an easy way for software to generate an interrupt and is designed for general software usage.

In order for a Software interrupt event to trigger the external **IRQ** interrupt pin, the **IRQ** output must be enabled via the IRQ Enable (IRQ\_EN) bit of the Interrupt Configuration Register (IRQ\_CFG).

#### 8.2.8 DEVICE READY INTERRUPT

A device ready interrupt is provided in the top-level Interrupt Status Register (INT\_STS) and Interrupt Enable Register (INT\_EN). The Device Ready (READY) bit of the Interrupt Status Register (INT\_STS) indicates that the device is ready to be accessed after a power-up or reset condition. Writing a 1 to this bit in the Interrupt Status Register (INT\_STS) will clear it.

In order for a device ready interrupt event to trigger the external **IRQ** interrupt pin, the Device Ready Enable (READY\_EN) bit of the Interrupt Enable Register (INT\_EN) must be set and the **IRQ** output must be enabled via the IRQ Enable (IRQ\_EN) bit of the Interrupt Configuration Register (IRQ\_CFG).

#### 8.2.9 CLOCK OUTPUT TEST MODE

In order to facilitate system level debug, the crystal clock can be enabled onto the **IRQ** pin by setting the **IRQ** Clock Select (**IRQ\_CLK\_SELECT**) bit of the Interrupt Configuration Register (**IRQ\_CFG**).

The IRQ pin should be set to a push-pull driver by using the IRQ Buffer Type (IRQ\_TYPE) bit for the best result.

#### 8.3 Interrupt Registers

This section details the directly addressable interrupt related System CSRs. These registers control, configure and monitor the **IRQ** interrupt output pin and the various device interrupt sources. For an overview of the entire directly addressable register map, refer to Section 5.0, "Register Map," on page 46.

#### TABLE 8-1:INTERRUPT REGISTERS

ADDRESS	REGISTER NAME (SYMBOL)
054h	Interrupt Configuration Register (IRQ_CFG)
058h	Interrupt Status Register (INT_STS)
05Ch	Interrupt Enable Register (INT_EN)

## 8.3.1 INTERRUPT CONFIGURATION REGISTER (IRQ\_CFG)

Offset: 054h Size: 32 bits

This read/write register configures and indicates the state of the IRQ signal.

Bits	Description	Туре	Default
31:24	Interrupt De-assertion Interval (INT_DEAS) This field determines the Interrupt Request De-assertion Interval in multiples of 10 microseconds. Setting this field to zero causes the device to disable the INT_DEAS Interval,	R/W	00h
	reset the interval counter and issue any pending interrupts. If a new, non-zero value is written to this field, any subsequent interrupts will obey the new set- ting.		
23:15	RESERVED	RO	-
14	<b>Interrupt De-assertion Interval Clear (INT_DEAS_CLR)</b> Writing a 1 to this register clears the de-assertion counter in the Interrupt Controller, thus causing a new de-assertion interval to begin (regardless of whether or not the Interrupt Controller is currently in an active de-assertion interval).	R/W SC	0h
	0: Normal operation 1: Clear de-assertion counter		
13	Interrupt De-assertion Status (INT_DEAS_STS) When set, this bit indicates that the interrupt controller is currently in a de- assertion interval and potential interrupts will not be sent to the IRQ pin. When this bit is clear, the interrupt controller is not currently in a de-assertion interval and interrupts will be sent to the IRQ pin.	RO	Ob
	0: Interrupt controller not in de-assertion interval 1: Interrupt controller in de-assertion interval		
12	<b>Master Interrupt (IRQ_INT)</b> This read-only bit indicates the state of the internal IRQ line, regardless of the setting of the IRQ_EN bit, or the state of the interrupt de-assertion function. When this bit is set, one of the enabled interrupts is currently active.	RO	Ob
	0: No enabled interrupts active 1: One or more enabled interrupts active		
11:9	RESERVED	RO	-
8	<b>IRQ Enable (IRQ_EN)</b> This bit controls the final interrupt output to the IRQ pin. When clear, the IRQ output is disabled and permanently de-asserted. This bit has no effect on any internal interrupt status bits.	R/W	Ob
	0: Disable output on IRQ pin 1: Enable output on IRQ pin		
7:5	RESERVED	RO	-

Bits	Description	Туре	Default
4	<b>IRQ Polarity (IRQ_POL)</b> When cleared, this bit enables the IRQ line to function as an active low output. When set, the IRQ output is active high. When the IRQ is configured as an open-drain output (via the IRQ_TYPE bit), this bit is ignored and the interrupt is always active low.	R/W NASR Note 1	Ob
	0: IRQ active low output 1: IRQ active high output		
3:2	RESERVED	RO	-
1	<b>IRQ Clock Select (IRQ_CLK_SELECT)</b> When this bit is set, the crystal clock may be output on the IRQ pin. This is intended to be used for system debug purposes in order to observe the clock and not for any functional purpose.		Ob
	<b>Note:</b> When using this bit, the IRQ pin should be set to a push-pull driver.		
0	<b>IRQ Buffer Type (IRQ_TYPE)</b> When this bit is cleared, the IRQ pin functions as an open-drain output for use in a wired-or interrupt configuration. When set, the IRQ is a push-pull driver.	R/W NASR Note 1	Ob
	<ul> <li>Note: When configured as an open-drain output, the IRQ_POL bit is ignored and the interrupt output is always active low.</li> <li>0: IRQ pin open-drain output</li> <li>1: IRQ pin push-pull driver</li> </ul>		

Note 1: Register bits designated as NASR are not reset when the DIGITAL\_RST bit in the Reset Control Register (RESET\_CTL) is set.

### 8.3.2 INTERRUPT STATUS REGISTER (INT\_STS)

Offset: 058h Size:	32 bits
--------------------	---------

This register contains the current status of the generated interrupts. A value of 1 indicates the corresponding interrupt conditions have been met, while a value of 0 indicates the interrupt conditions have not been met. The bits of this register reflect the status of the interrupt source regardless of whether the source has been enabled as an interrupt in the Interrupt Enable Register (INT\_EN). Where indicated as R/WC, writing a 1 to the corresponding bits acknowledges and clears the interrupt.

Bits	Description	Туре	Default
31	Software Interrupt (SW_INT) This interrupt is generated when the Software Interrupt Enable (SW_INT_EN) bit of the Interrupt Enable Register (INT_EN) is set high. Writing a one clears this interrupt.	R/WC	Ob
30	<b>Device Ready (READY)</b> This interrupt indicates that the device is ready to be accessed after a power-up or reset condition.	R/WC	0b
29	<b>1588 Interrupt Event (1588_EVNT)</b> This bit indicates an interrupt event from the IEEE 1588 module. This bit should be used in conjunction with the 1588 Interrupt Status Register (1588_INT_STS) to determine the source of the interrupt event within the 1588 module.	RO	Ob
28	Switch Fabric Interrupt Event (SWITCH_INT) This bit indicates an interrupt event from the Switch Fabric. This bit should be used in conjunction with the Switch Global Interrupt Pending Register (SW_IPR) to determine the source of the interrupt event within the Switch Fabric.	RO	0b
27	<b>Physical PHY B Interrupt Event (PHY_INT_B)</b> This bit indicates an interrupt event from the Physical PHY B. The source of the interrupt can be determined by polling the PHY x Interrupt Source Flags Register (PHY_INTERRUPT_SOURCE_x).	RO	Ob
26	<b>Physical PHY A Interrupt Event (PHY_INT_A)</b> This bit indicates an interrupt event from the Physical PHY A. The source of the interrupt can be determined by polling the PHY x Interrupt Source Flags Register (PHY_INTERRUPT_SOURCE_x).	RO	Ob
25:23	RESERVED	RO	-
22	RESERVED	RO	-
21:20	RESERVED	RO	-
19	<b>GP Timer (GPT_INT)</b> This interrupt is issued when the General Purpose Timer Count Register (GPT_CNT) wraps past zero to FFFFh.	R/WC	0b
18	RESERVED	RO	-

Bits	Description	Туре	Default
17	<b>Power Management Interrupt Event (PME_INT)</b> This interrupt is issued when a Power Management Event is detected as configured in the Power Management Control Register (PMT_CTRL). Writ- ing a '1' clears this bit. In order to clear this bit, all unmasked bits in the Power Management Control Register (PMT_CTRL) must first be cleared.		Ob
	<b>Note:</b> The Interrupt De-assertion interval does not apply to the PME interrupt.		
16:13	RESERVED	RO	-
12	<b>GPIO Interrupt Event (GPIO)</b> This bit indicates an interrupt event from the General Purpose I/O. The source of the interrupt can be determined by polling the General Purpose I/O Interrupt Status and Enable Register (GPIO_INT_STS_EN)	RO	Ob
11:3	RESERVED	RO	-
2:1	RESERVED	RO	-
0	RESERVED	RO	-

## 8.3.3 INTERRUPT ENABLE REGISTER (INT\_EN)

Offset: 05Ch Size: 32 bits

This register contains the interrupt enables for the **IRQ** output pin. Writing 1 to any of the bits enables the corresponding interrupt as a source for **IRQ**. Bits in the Interrupt Status Register (INT\_STS) register will still reflect the status of the interrupt source regardless of whether the source is enabled as an interrupt in this register (with the exception of Software Interrupt Enable (SW\_INT\_EN). For descriptions of each interrupt, refer to the Interrupt Status Register (INT\_STS) bits, which mimic the layout of this register.

Bits	Description	Туре	Default
31	Software Interrupt Enable (SW_INT_EN)	R/W	0b
30	Device Ready Enable (READY_EN)	R/W	0b
29	1588 Interrupt Event Enable (1588_EVNT_EN)	R/W	0b
28	Switch Engine Interrupt Event Enable (SWITCH_INT_EN)	R/W	0b
27	Physical PHY B Interrupt Event Enable (PHY_INT_B_EN)	R/W	0b
26	Physical PHY A Interrupt Event Enable (PHY_INT_A_EN)	R/W	0b
25:23	RESERVED	RO	-
22	RESERVED	RO	-
21:20	RESERVED	RO	-
19	GP Timer Interrupt Enable (GPT_INT_EN)	R/W	0b
18	RESERVED	RO	-
17	Power Management Event Interrupt Enable (PME_INT_EN)	R/W	0b
16:13	RESERVED	RO	-
12	GPIO Interrupt Event Enable (GPIO_EN)	R/W	0b
11:3	RESERVED	RO	-
2:1	RESERVED	RO	-
0	RESERVED	RO	-

# 9.0 ETHERNET PHYS

## 9.1 Functional Overview

The device contains Physical PHYs A and B, and Virtual PHYs 0 and 1.

The A and B Physical PHYs are identical in functionality. Physical PHY A connects to the Switch Fabric Port 1. Physical PHY B connects to Switch Fabric Port 2. These PHYs interface with their respective MAC via an internal MII interface.

Virtual PHY 0 provides the virtual functionality of a PHY and allows connection of an external MAC to Port 0 of the switch fabric as if it was connected to a single port PHY. Virtual PHY 1 provides the virtual functionality of a PHY and allows connection of an external MAC to Port 1 of the switch fabric as if it was connected to a single port PHY.

The Physical PHYs comply with the IEEE 802.3 Physical Layer for Twisted Pair Ethernet and can be configured for full/ half duplex 100 Mbps (100BASE-TX / 100BASE-FX) or 10 Mbps (10BASE-T) Ethernet operation. All PHY registers follow the IEEE 802.3 (clause 22.2.4) specified MII management register set and are fully configurable.

The device Ethernet PHYs are discussed in detail in the following sections:

- Section 9.2, "Physical PHYs A & B," on page 98
- Section 9.3, "Virtual PHYs 0 and 1," on page 185

### 9.1.1 PHY ADDRESSING

Each individual PHY is assigned a default PHY address via the phy\_addr\_sel\_strap configuration strap as shown in Table 9-1. Virtual PHYs 0 and 1 use the same address since they are on separate management interfaces.

In addition, the addresses for Physical PHY A and B can be changed via the PHY Address (PHYADD) field in the PHY x Special Modes Register (PHY\_SPECIAL\_MODES\_x). For proper operation, the addresses for Virtual PHY 0 and Physical PHYs A and B must be unique. No check is performed to assure each PHY is set to a different address.

### TABLE 9-1: DEFAULT PHY SERIAL MII ADDRESSING

phy_addr_sel_strap	Virtual PHY 0 and 1 Default Address Value	PHY A Default Address Value	PHY B Default Address Value
0	0	1	2
1	1	2	3

## 9.2 Physical PHYs A & B

The device integrates two IEEE 802.3 PHY functions. The PHYs can be configured for either 100 Mbps copper (100BASE-TX), 100 Mbps fiber (100BASE-FX) or 10 Mbps copper (10BASE-T) Ethernet operation and include Auto-Negotiation and HP Auto-MDIX.

**Note:** Because the Physical PHYs A and B are functionally identical, this section will describe them as the "Physical PHY x", or simply "PHY". Wherever a lowercase "x" has been appended to a port or signal name, it can be replaced with "A" or "B" to indicate the PHY A or PHY B respectively. In some instances, a "1" or a "2" may be appropriate instead. All references to "PHY" in this section can be used interchangeably for both the Physical PHY's A and B.

### 9.2.1 FUNCTIONAL DESCRIPTION


Functionally, each PHY can be divided into the following sections:

- 100BASE-TX Transmit and 100BASE-TX Receive
- 10BASE-T Transmit and 10BASE-T Receive
- Auto-Negotiation
- HP Auto-MDIX
- PHY Management Control and PHY Interrupts
- PHY Power-Down Modes and Energy Efficient Ethernet

- Wake on LAN (WoL)
- Resets
- Link Integrity Test
- Cable Diagnostics
- Loopback Operation
- 100BASE-FX Far End Fault Indication

A block diagram of the main components of each PHY can be seen in Figure 9-1.






### 9.2.2 100BASE-TX TRANSMIT

The 100BASE-TX transmit data path is shown in Figure 9-2. Shaded blocks are those which are internal to the PHY. Each major block is explained in the following sections.





### 9.2.2.1 100BASE-TX Transmit Data Across the Internal MII Interface

For a transmission, the Switch Fabric MAC drives the transmit data onto the internal MII TXD bus and asserts the internal MII TXEN to indicate valid data. The data is in the form of 4-bit wide 25 MHz data.

### 9.2.2.2 4B/5B Encoder

The transmit data passes from the MII block to the 4B/5B Encoder. This block encodes the data from 4-bit nibbles to 5bit symbols (known as "code-groups") according to Table 9-2. Each 4-bit data-nibble is mapped to 16 of the 32 possible code-groups. The remaining 16 code-groups are either used for control information or are not valid.

The first 16 code-groups are referred to by the hexadecimal values of their corresponding data nibbles, 0 through F. The remaining code-groups are given letter designations with slashes on either side. For example, an IDLE code-group is / I/, a transmit error code-group is /H/, etc.

Code Group	Sym	Receiver Interpretation			Trans	mitter Interpre	etation
11110	0	0	0000	DATA	0	0000	DATA
01001	1	1	0001		1	0001	
10100	2	2	0010		2	0010	
10101	3	3	0011		3	0011	
01010	4	4	0100		4	0100	
01011	5	5	0101		5	0101	
01110	6	6	0110		6	0110	

### TABLE 9-2:4B/5B CODE TABLE

Code Group	Code Group Sym Receiver Interpretation				Trans	Transmitter Interpretation		
01111	7	7	0111		7	0111		
10010	8	8	1000		8	1000		
10011	9	9	1001		9	1001		
10110	A	А	1010		А	1010		
10111	В	В	1011		В	1011		
11010	С	С	1100		С	1100		
11011	D	D	1101		D	1101		
11100	E	E	1110		E	1110		
11101	F	F	1111		F	1111		
11111	/1/	IDLE		I		R/ until the MII I (TXEN) is rec		
11000	/J/	First nibble of SSD, translated to "0101" following IDLE, else MII Receive Error (RXER)			Sent for rising signal (TXEN	g MII Transmitt I)	er Enable	
10001	/K/		Second nibble of SSD, translated to "0101" following J, else MII Receive Error (RXER)			g MII Transmitt I)	er Enable	
01101	/Т/	of CRS if follo	First nibble of ESD, causes de-assertion of CRS if followed by /R/, else assertion of MII Receive Error (RXER)			g MII Transmiti I)	ter Enable	
00111	/R/	tion of CRS if	Second nibble of ESD, causes de-asser- tion of CRS if following /T/, else assertion of MII Receive Error (RXER)		Sent for fallin signal (TXEN	g MII Transmiti I)	ter Enable	
00100	/H/	Transmit Erro	or Symbol		Sent for rising	g MII Transmit	Error (TXEF	
00110	/\//		Receive Error eceive Data Va		INVALID			
11001	/V/		Receive Error eceive Data Va	· · ·	INVALID			
00000	/P/		ates to receive ill be going to L		before transn	PI. Used to tel nitter goes to LF cles during LP	PI. Also use	
00001	/\//		INVALID, MII Receive Error (RXER) if during MII Receive Data Valid (RXDV)					
00010	/\//		INVALID, MII Receive Error (RXER) if during MII Receive Data Valid (RXDV)					
00011	/\//		INVALID, MII Receive Error (RXER) if during MII Receive Data Valid (RXDV)					
00101	/V/		Receive Error eceive Data Va		INVALID			

# TABLE 9-2: 4B/5B CODE TABLE (CONTINUED)

### TABLE 9-2: 4B/5B CODE TABLE (CONTINUED)

Code Group	Sym	Receiver Interpretation	Transmitter Interpretation
01000	IVI	INVALID, MII Receive Error (RXER) if during MII Receive Data Valid (RXDV)	INVALID
01100	IVI	INVALID, MII Receive Error (RXER) if during MII Receive Data Valid (RXDV)	INVALID
10000	IVI	INVALID, MII Receive Error (RXER) if during MII Receive Data Valid (RXDV)	INVALID

#### 9.2.2.3 Scrambler and PISO

Repeated data patterns (especially the IDLE code-group) can have power spectral densities with large narrow-band peaks. Scrambling the data helps eliminate these peaks and spread the signal power more uniformly over the entire channel bandwidth. This uniform spectral density is required by FCC regulations to prevent excessive EMI from being radiated by the physical wiring.

The seed for the scrambler is generated from the PHY address, ensuring that each PHY will have its own scrambler sequence. For more information on PHY addressing, refer to Section 9.1.1, "PHY Addressing".

The scrambler also performs the Parallel In Serial Out conversion (PISO) of the data.

#### 9.2.2.4 NRZI and MLT-3 Encoding

The scrambler block passes the 5-bit wide parallel data to the NRZI converter where it becomes a serial 125MHz NRZI data stream. The NRZI is then encoded to MLT-3. MLT-3 is a tri-level code where a change in the logic level represents a code bit "1" and the logic output remaining at the same level represents a code bit "0".

#### 9.2.2.5 100M Transmit Driver

The MLT-3 data is then passed to the analog transmitter, which drives the differential MLT-3 signal on output pins TXPx and TXNx, to the twisted pair media across a 1:1 ratio isolation transformer. The 10BASE-T and 100BASE-TX signals pass through the same transformer so that common "magnetics" can be used for both. The transmitter drives into the 100  $\Omega$  impedance of the CAT-5 cable. Cable termination and impedance matching require external components.


### 9.2.2.6 100M Phase Lock Loop (PLL)

The 100M PLL locks onto the reference clock and generates the 125 MHz clock used to drive the 125 MHz logic and the 100BASE-TX Transmitter.

# 9.2.3 100BASE-TX RECEIVE

The 100BASE-TX receive data path is shown in Figure 9-3. Shaded blocks are those which are internal to the PHY. Each major block is explained in the following sections.





## 9.2.3.1 100M Receive Input

The MLT-3 data from the cable is fed into the PHY on inputs RXPx and RXNx via a 1:1 ratio transformer. The ADC samples the incoming differential signal at a rate of 125M samples per second. Using a 64-level quantizer, 6 digital bits are generated to represent each sample. The DSP adjusts the gain of the ADC according to the observed signal levels such that the full dynamic range of the ADC can be used.

## 9.2.3.2 Equalizer, BLW Correction and Clock/Data Recovery

The 6 bits from the ADC are fed into the DSP block. The equalizer in the DSP section compensates for phase and amplitude distortion caused by the physical channel consisting of magnetics, connectors, and CAT- 5 cable. The equalizer can restore the signal for any good-quality CAT-5 cable between 1m and 100m.

If the DC content of the signal is such that the low-frequency components fall below the low frequency pole of the isolation transformer, then the droop characteristics of the transformer will become significant and Baseline Wander (BLW) on the received signal will result. To prevent corruption of the received data, the PHY corrects for BLW and can receive the ANSI X3.263-1995 FDDI TP-PMD defined "killer packet" with no bit errors.

The 100M PLL generates multiple phases of the 125MHz clock. A multiplexer, controlled by the timing unit of the DSP, selects the optimum phase for sampling the data. This is used as the received recovered clock. This clock is used to extract the serial data from the received signal.

### 9.2.3.3 NRZI and MLT-3 Decoding

The DSP generates the MLT-3 recovered levels that are fed to the MLT-3 converter. The MLT-3 is then converted to an NRZI data stream.

### 9.2.3.4 Descrambler

The descrambler performs an inverse function to the scrambler in the transmitter and also performs the Serial In Parallel Out (SIPO) conversion of the data.

During reception of IDLE (/I/) symbols. the descrambler synchronizes its descrambler key to the incoming stream. Once synchronization is achieved, the descrambler locks on this key and is able to descramble incoming data.

Special logic in the descrambler ensures synchronization with the remote transceiver by searching for IDLE symbols within a window of 4000 bytes (40 us). This window ensures that a maximum packet size of 1514 bytes, allowed by the IEEE 802.3 standard, can be received with no interference. If no IDLE-symbols are detected within this time-period, receive operation is aborted and the descrambler re-starts the synchronization process.

The de-scrambled signal is then aligned into 5-bit code-groups by recognizing the /J/K/ Start-of-Stream Delimiter (SSD) pair at the start of a packet. Once the code-word alignment is determined, it is stored and utilized until the next start of frame.

#### 9.2.3.5 5B/4B Decoding

The 5-bit code-groups are translated into 4-bit data nibbles according to the 4B/5B table. The translated data is presented on the internal MII RXD[3:0] signal lines. The SSD, /J/K/, is translated to "0101 0101" as the first 2 nibbles of the MAC preamble. Reception of the SSD causes the transceiver to assert the receive data valid signal, indicating that valid data is available on the RXD bus. Successive valid code-groups are translated to data nibbles. Reception of either the End of Stream Delimiter (ESD) consisting of the /T/R/ symbols, or at least two /l/ symbols causes the transceiver to deassert carrier sense and receive data valid signal.

<b>Note:</b> These symbols are not translated into data.	
--	--

#### 9.2.3.6 Receive Data Valid Signal

The internal MII's Receive Data Valid signal (RXDV) indicates that recovered and decoded nibbles are being presented on the RXD[3:0] outputs synchronous to RXCLK. RXDV becomes active after the /J/K/ delimiter has been recognized and RXD is aligned to nibble boundaries. It remains active until either the /T/R/ delimiter is recognized or link test indicates failure or SIGDET becomes false.

RXDV is asserted when the first nibble of translated /J/K/ is ready for transfer over the Media Independent Interface.

#### 9.2.3.7 Receiver Errors

During a frame, unexpected code-groups are considered receive errors. Expected code groups are the DATA set (0 through F), and the /T/R/ (ESD) symbol pair. When a receive error occurs, the internal MII's RXER signal is asserted and arbitrary data is driven onto the internal MII's RXD[3:0] lines. Should an error be detected during the time that the / J/K/ delimiter is being decoded (bad SSD error), RXER is asserted true and the value 1110b is driven onto the RXD[3:0] lines. Note that the internal MII's data valid signal (RXDV) is not yet asserted when the bad SSD occurs.

#### 9.2.3.8 100M Receive Data Across the Internal MII Interface

For reception, the 4-bit data nibbles are sent to the MII MAC Interface block. These data nibbles are clocked to the controller at a rate of 25 MHz. RXCLK is the output clock for the internal MII bus. It is recovered from the received data to clock the RXD bus. If there is no received signal, it is derived from the system reference clock.

#### 9.2.4 10BASE-T TRANSMIT

The 10BASE-T transmitter receives 4-bit nibbles from the internal MII at a rate of 2.5 MHz and converts them to a 10 Mbps serial data stream. The data stream is then Manchester-encoded and sent to the analog transmitter, which drives a signal onto the twisted pair via the external magnetics.

10BASE-T transmissions use the following blocks:

- MII (digital)
- TX 10M (digital)
- 10M Transmitter (analog)
- 10M PLL (analog)

#### 9.2.4.1 10M Transmit Data Across the Internal MII Interface

For a transmission, the Switch Fabric MAC drives the transmit data onto the internal MII TXD bus and asserts the internal MII TXEN to indicate valid data. The data is in the form of 4-bit wide 2.5 MHz data.

In half-duplex mode the transceiver loops back the transmitted data, on the receive path. This does not confuse the MAC/Controller since the COL signal is not asserted during this time. The transceiver also supports the SQE (Heartbeat) signal.

### 9.2.4.2 Manchester Encoding

The 4-bit wide data is sent to the 10M TX block. The nibbles are converted to a 10Mbps serial NRZI data stream. The 10M PLL produces a 20MHz clock. This is used to Manchester encode the NRZ data stream. When no data is being transmitted (internal MII TXEN is low), the 10M TX Driver block outputs Normal Link Pulses (NLPs) to maintain communications with the remote link partner.

#### 9.2.4.3 10M Transmit Drivers

The Manchester encoded data is sent to the analog transmitter where it is shaped and filtered before being driven out as a differential signal across the TXPx and TXNx outputs.

#### 9.2.5 10BASE-T RECEIVE

The 10BASE-T receiver gets the Manchester-encoded analog signal from the cable via the magnetics. It recovers the receive clock from the signal and uses this clock to recover the NRZI data stream. This 10M serial data is converted to 4-bit data nibbles which are passed to the controller across the internal MII at a rate of 2.5MHz.

10BASE-T reception uses the following blocks:

- Filter and SQUELCH (analog)
- 10M PLL (analog)
- RX 10M (digital)
- MII (digital)

#### 9.2.5.1 10M Receive Input and Squelch

The Manchester signal from the cable is fed into the transceiver (on inputs RXPx and RXNx) via 1:1 ratio magnetics. It is first filtered to reduce any out-of-band noise. It then passes through a SQUELCH circuit. The SQUELCH is a set of amplitude and timing comparators that normally reject differential voltage levels below 300mV and detect and recognize differential voltages above 585mV.

#### 9.2.5.2 Manchester Decoding

The output of the SQUELCH goes to the 10M RX block where it is validated as Manchester encoded data. The polarity of the signal is also checked. If the polarity is reversed (local RXP is connected to RXN of the remote partner and vice versa), the condition is identified and corrected. The reversed condition is indicated by the 10Base-T Polarity State (XPOL) bit in PHY x Special Control/Status Indication Register (PHY\_SPECIAL\_CONTROL\_STAT\_IND\_x). The 10M PLL is locked onto the received Manchester signal, from which the 20MHz clock is generated. Using this clock, the Manchester encoded data is extracted and converted to a 10MHz NRZI data stream. It is then converted from serial to 4-bit wide parallel data.

The RX10M block also detects valid 10BASE-T IDLE signals - Normal Link Pulses (NLPs) - to maintain the link.

#### 9.2.5.3 10M Receive Data Across the Internal MII Interface

For reception, the 4-bit data nibbles are sent to the MII MAC Interface block. These data nibbles are clocked to the controller at a rate of 2.5 MHz.

#### 9.2.5.4 Jabber Detection

Jabber is a condition in which a station transmits for a period of time longer than the maximum permissible packet length, usually due to a fault condition, which results in holding the internal MII TXEN input for a long period. Special logic is used to detect the jabber state and abort the transmission to the line, within 45 ms. Once TXEN is deasserted, the logic resets the jabber condition.

The Jabber Detect bit in the PHY x Basic Status Register (PHY\_BASIC\_STATUS\_x) indicates that a jabber condition was detected.

#### 9.2.6 AUTO-NEGOTIATION

The purpose of the Auto-Negotiation function is to automatically configure the transceiver to the optimum link parameters based on the capabilities of its link partner. Auto-Negotiation is a mechanism for exchanging configuration information between two link-partners and automatically selecting the highest performance mode of operation supported by both sides. Auto-Negotiation is fully defined in clause 28 of the IEEE 802.3 specification and is enabled by setting the Auto-Negotiation Enable (PHY\_AN) of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x).

© 2015 Microchip Technology Inc.

#### Note: Auto-Negotiation is not used for 100BASE-FX mode.

The advertised capabilities of the PHY are stored in the PHY x Auto-Negotiation Advertisement Register (PHY\_AN\_AD-V\_x). The PHY contains the ability to advertise 100BASE-TX and 10BASE-T in both full or half-duplex modes. Besides the connection speed, the PHY can advertise remote fault indication and symmetric or asymmetric pause flow control as defined in the IEEE 802.3 specification. The transceiver supports "Next Page" capability which is used to negotiate Energy Efficient Ethernet functionality as well as to support software controlled pages. Many of the default advertised capabilities of the PHY are determined via configuration straps as shown in Section 9.2.20.5, "PHY x Auto-Negotiation Advertisement Register (PHY\_AN\_ADV\_x)," on page 133. Refer to Section 7.0, "Configuration Straps," on page 72 for additional details on how to use the device configuration straps.

Once Auto-Negotiation has completed, information about the resolved link and the results of the negotiation process are reflected in the Speed Indication bits in the PHY x Special Control/Status Register (PHY\_SPECIAL\_CON-TROL\_STATUS\_x), as well as the PHY x Auto-Negotiation Link Partner Base Page Ability Register (PHY\_AN\_LP\_BASE\_ABILITY\_x). The Auto-Negotiation protocol is a purely physical layer activity and proceeds independently of the MAC controller.

The following blocks are activated during an Auto-Negotiation session:

- Auto-Negotiation (digital)
- 100M ADC (analog)
- 100M PLL (analog)
- 100M equalizer/BLW/clock recovery (DSP)
- 10M SQUELCH (analog)
- 10M PLL (analog)
- 10M Transmitter (analog)

When enabled, Auto-Negotiation is started by the occurrence of any of the following events:

- · Power-On Reset (POR)
- Hardware reset (RST#)
- PHY Software reset (via Reset Control Register (RESET\_CTL), or bit 15 of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x))
- PHY Power-down reset (Section 9.2.10, "PHY Power-Down Modes," on page 112)
- PHY Link status down (bit 2 of the PHY x Basic Status Register (PHY\_BASIC\_STATUS\_x) is cleared)
- Setting the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x), bit 9 high (auto-neg restart)
- Digital Reset (via bit 0 of the Reset Control Register (RESET\_CTL))
- Issuing an EEPROM Loader RELOAD command (Section 12.4, "EEPROM Loader," on page 357) via EEPROM Loader run sequence

#### Note: Refer to Section 6.2, "Resets," on page 56 for information on these and other system resets.

On detection of one of these events, the transceiver begins Auto-Negotiation by transmitting bursts of Fast Link Pulses (FLP). These are bursts of link pulses from the 10M TX Driver. They are shaped as Normal Link Pulses and can pass uncorrupted down CAT-3 or CAT-5 cable. A Fast Link Pulse Burst consists of up to 33 pulses. The 17 odd-numbered pulses, which are always present, frame the FLP burst. The 16 even-numbered pulses, which may be present or absent, contain the data word being transmitted. Presence of a data pulse represents a "1", while absence represents a "0".

The data transmitted by an FLP burst is known as a "Link Code Word." These are defined fully in IEEE 802.3 clause 28. In summary, the transceiver advertises 802.3 compliance in its selector field (the first 5 bits of the Link Code Word). It advertises its technology ability according to the bits set in the PHY x Auto-Negotiation Advertisement Register (PHY\_AN\_ADV\_x).

There are 4 possible matches of the technology abilities. In the order of priority these are:

- 100M Full Duplex (Highest priority)
- 100M Half Duplex
- 10M Full Duplex
- 10M Half Duplex (Lowest priority)

If the full capabilities of the transceiver are advertised (100M, full-duplex), and if the link partner is capable of 10M and 100M, then Auto-Negotiation selects 100M as the highest performance mode. If the link partner is capable of half and full-duplex modes, then Auto-Negotiation selects full-duplex as the highest performance mode.

Once a capability match has been determined, the link code words are repeated with the acknowledge bit set. Any difference in the main content of the link code words at this time will cause Auto-Negotiation to re-start. Auto-Negotiation will also re-start if not all of the required FLP bursts are received.

Writing the PHY x Auto-Negotiation Advertisement Register (PHY\_AN\_ADV\_x) bits [8:5] allows software control of the capabilities advertised by the transceiver. Writing the PHY x Auto-Negotiation Advertisement Register (PHY\_AN\_AD-V\_x) does not automatically re-start Auto-Negotiation. The Restart Auto-Negotiation (PHY\_RST\_AN) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) must be set before the new abilities will be advertised. Auto-Negotiation can also be disabled via software by clearing the Auto-Negotiation Enable (PHY\_AN) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x).

### 9.2.6.1 Pause Flow Control

The Switch Fabric MACs are capable of generating and receiving pause flow control frames per the IEEE 802.3 specification. The PHY's advertised pause flow control abilities are set via the Asymmetric Pause and Symmetric Pause bits of the PHY x Auto-Negotiation Advertisement Register (PHY\_AN\_ADV\_x). This allows the PHY to advertise its flow control abilities and Auto-Negotiate the flow control settings with its link partner. The default values of these bits are determined via configuration straps as defined in Section 9.2.20.5, "PHY x Auto-Negotiation Advertisement Register (PHY\_AN\_ADV\_x)," on page 133.

#### 9.2.6.2 Parallel Detection

If the device is connected to a device lacking the ability to Auto-Negotiate (i.e. no FLPs are detected), it is able to determine the speed of the link based on either 100M MLT-3 symbols or 10M Normal Link Pulses. In this case the link is presumed to be half-duplex per the IEEE 802.3 standard. This ability is known as "Parallel Detection." This feature ensures interoperability with legacy link partners. If a link is formed via parallel detection, then the Link Partner Auto-Negotiation Able bit of the PHY x Auto-Negotiation Expansion Register (PHY\_AN\_EXP\_x) is cleared to indicate that the link partner is not capable of Auto-Negotiation. If a fault occurs during parallel detection, the Parallel Detection Fault bit of the PHY x Auto-Negotiation Expansion Register (PHY\_AN\_EXP\_x) is set.

The PHY x Auto-Negotiation Link Partner Base Page Ability Register (PHY\_AN\_LP\_BASE\_ABILITY\_x) is used to store the Link Partner Ability information, which is coded in the received FLPs. If the link partner is not Auto-Negotiation capable, then this register is updated after completion of parallel detection to reflect the speed capability of the link partner.

### 9.2.6.3 Restarting Auto-Negotiation

Auto-Negotiation can be re-started at any time by setting the Restart Auto-Negotiation (PHY\_RST\_AN) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x). Auto-Negotiation will also re-start if the link is broken at any time. A broken link is caused by signal loss. This may occur because of a cable break, or because of an interruption in the signal transmitted by the Link Partner. Auto-Negotiation resumes in an attempt to determine the new link configuration.

If the management entity re-starts Auto-Negotiation by setting the Restart Auto-Negotiation (PHY\_RST\_AN) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x), the device will respond by stopping all transmission/receiving operations. Once the internal break\_link\_time is completed in the Auto-Negotiation state-machine (approximately 1200ms), Auto-Negotiation will re-start. In this case, the link partner will have also dropped the link due to lack of a received signal, so it too will resume Auto-Negotiation.

Auto-Negotiation is also restarted after the EEPROM Loader updates the straps.

#### 9.2.6.4 Disabling Auto-Negotiation

Auto-Negotiation can be disabled by clearing the Auto-Negotiation Enable (PHY\_AN) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x). The transceiver will then force its speed of operation to reflect the information in the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) (Speed Select LSB (PHY\_SPEED\_SEL\_LSB) and Duplex Mode (PHY\_DUPLEX)). These bits are ignored when Auto-Negotiation is enabled.

### 9.2.6.5 Half Vs. Full-Duplex

Half-duplex operation relies on the CSMA/CD (Carrier Sense Multiple Access / Collision Detect) protocol to handle network traffic and collisions. In this mode, the carrier sense signal, CRS, responds to both transmit and receive activity. If data is received while the transceiver is transmitting, a collision results.

In full-duplex mode, the transceiver is able to transmit and receive data simultaneously. In this mode, CRS responds only to receive activity. The CSMA/CD protocol does not apply and collision detection is disabled.

### 9.2.7 HP AUTO-MDIX

HP Auto-MDIX facilitates the use of CAT-3 (10 BASE-T) or CAT-5 (100 BASE-T) media UTP interconnect cable without consideration of interface wiring scheme. If a user plugs in either a direct connect LAN cable or a cross-over patch cable, as shown in Figure 9-4, the transceiver is capable of configuring the TXPx/TXNx and RXPx/RXNx twisted pair pins for correct transceiver operation.

#### Note: Auto-MDIX is not used for 100BASE-FX mode.


The internal logic of the device detects the TX and RX pins of the connecting device. Since the RX and TX line pairs are interchangeable, special PCB design considerations are needed to accommodate the symmetrical magnetics and termination of an Auto-MDIX design.

The Auto-MDIX function is enabled using the auto\_mdix\_strap\_1 and auto\_mdix\_strap\_2 configuration straps. Manual selection of the cross-over can be set using the manual\_mdix\_strap\_1 and manual\_mdix\_strap\_2 configuration straps. Software based control of the Auto-MDIX function may be performed using the Auto-MDIX Control (AMDIXCTRL) bit of the PHY x Special Control/Status Indication Register (PHY\_SPECIAL\_CONTROL\_STAT\_IND\_x). When AMDIXCTRL is set to 1, the Auto-MDIX capability is determined by the Auto-MDIX Enable (AMDIXEN) and Auto-MDIX State (AMDIX-STATE) bits of the PHY x Special Control/Status Indication Register (PHY\_SPECIAL\_CONTROL\_STAT\_IND\_x).

**Note:** When operating in 10BASE-T or 100BASE-TX manual modes, the Auto-MDIX crossover time can be extended via the Extend Manual 10/100 Auto-MDIX Crossover Time bit of the PHY x EDPD NLP / Cross-over Time / EEE Configuration Register (PHY\_EDPD\_CFG\_x). Refer to Section 9.2.20.12, on page 142 for additional information.

When Energy Detect Power-Down is enabled, the Auto-MDIX crossover time can be extended via the EDPD Extend Crossover bit of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY EDPD CFG x). Refer to Section 9.2.20.12, on page 142 for additional information

### FIGURE 9-4: DIRECT CABLE CONNECTION VS. CROSS-OVER CABLE CONNECTION



#### 9.2.8 PHY MANAGEMENT CONTROL

The PHY Management Control block is responsible for the management functions of the PHY, including register access and interrupt generation. A Serial Management Interface (SMI) is used to support registers as required by the IEEE 802.3 (Clause 22), as well as the vendor specific registers allowed by the specification. The SMI interface consists of

the MII Management Data (MDIO) signal and the MII Management Clock (MDC) signal. These signals allow access to all PHY registers. Refer to Section 9.2.20, "Physical PHY Registers," on page 124 for a list of all supported registers and register descriptions. Non-supported registers will be read as FFFFh.

## 9.2.9 PHY INTERRUPTS

The PHY contains the ability to generate various interrupt events. Reading the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x) shows the source of the interrupt. The PHY x Interrupt Mask Register (PHY\_INTER-RUPT\_MASK\_x) enables or disables each PHY interrupt.

The PHY Management Control block aggregates the enabled interrupts status into an internal signal which is sent to the System Interrupt Controller and is reflected via the Physical PHY A Interrupt Event (PHY\_INT\_A) and Physical PHY B Interrupt Event (PHY\_INT\_B) bits of the Interrupt Status Register (INT\_STS). For more information on the device interrupts, refer to Section 8.0, "System Interrupts," on page 88.

The PHY interrupt system provides two modes, a Primary interrupt mode and an Alternative interrupt mode. Both modes will assert the internal interrupt signal sent to the System Interrupt Controller when the corresponding mask bit is set. These modes differ only in how they de-assert the internal interrupt signal. These modes are detailed in the following subsections.

**Note:** The Primary interrupt mode is the default interrupt mode after a power-up or hard reset. The Alternative interrupt mode requires setup after a power-up or hard reset.

### 9.2.9.1 Primary Interrupt Mode

The Primary interrupt mode is the default interrupt mode. The Primary interrupt mode is always selected after power-up or hard reset. In this mode, to enable an interrupt, set the corresponding mask bit in the PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x) (see Table 9-3). When the event to assert an interrupt is true, the internal interrupt signal will be asserted. When the corresponding event to de-assert the interrupt is true, the internal interrupt signal will be de-asserted.

### TABLE 9-3:INTERRUPT MANAGEMENT TABLE

Mask	Inter	rupt Source Flag	Interrupt Source		Event to Assert interrupt	Event to De-assert interrupt
30.9	29.9	Link Up	LINKSTAT See Note 1	Link Status	Rising LINK- STAT	Falling LINKSAT or Reading register 29
30.8	29.8	Wake on LAN	WOL_INT See Note 2	Enabled WOL event	Rising WOL_INT	Falling WOL_INT or Reading register 29
30.7	29.7	ENERGYON	17.1	ENERGYON	Rising 17.1 (Note 3)	Falling 17.1 or Reading register 29
30.6	29.6	Auto-Negotia- tion complete	1.5	Auto-Negoti- ate Com- plete	Rising 1.5	Falling 1.5 or Reading register 29

30.5	29.5	Remote Fault Detected	1.4	Remote Fault	Rising 1.4	Falling 1.4, or Reading register 1 or Reading register 29
30.4	29.4	Link Down	1.2	Link Status	Falling 1.2	Reading register 1 or Reading register 29
30.3	29.3	Auto-Negotia- tion LP Acknowl- edge	5.14	Acknowl- edge	Rising 5.14	Falling 5.14 or Reading register 29
30.2	29.2	Parallel Detec- tion Fault	6.4	Parallel Detection Fault	Rising 6.4	Falling 6.4 or Reading register 6, or Reading register 29, or Re-Auto Negotiate or Link down
30.1	29.1	Auto-Negotia- tion Page Received	6.1	Page Received	Rising 6.1	Falling 6.1 or Reading register 6, or Reading register 29, or Re-Auto Negotiate, or Link down.

### TABLE 9-3:INTERRUPT MANAGEMENT TABLE (CONTINUED)

Note 1: LINKSTAT is the internal link status and is not directly available in any register bit.

- **Note 2:** WOL\_INT is defined as bits 7:4 in the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) ANDed with bits 3:0 of the same register, with the resultant 4 bits OR'ed together.
- **Note 3:** If the mask bit is enabled and the internal interrupt signal has been de-asserted while ENERGYON is still high, the internal interrupt signal will assert for 256 ms, approximately one second after ENERGYON goes low when the Cable is unplugged. To prevent an unexpected assertion of the internal interrupt signal, the ENERGYON interrupt mask should always be cleared as part of the ENERGYON interrupt service routine.
- Note: The Energy On (ENERGYON) bit in the PHY x Mode Control/Status Register (PHY\_MODE\_CON-TROL\_STATUS\_x) is defaulted to a '1' at the start of the signal acquisition process, therefore the INT7 bit in the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x) will also read as a '1' at power-up. If no signal is present, then both Energy On (ENERGYON) and INT7 will clear within a few milliseconds.

### 9.2.9.2 Alternate Interrupt Mode

The Alternate interrupt mode is enabled by setting the ALTINT bit of the PHY x Mode Control/Status Register (PHY\_-MODE\_CONTROL\_STATUS\_x) to "1". In this mode, to enable an interrupt, set the corresponding bit of the in the PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x) (see Table 9-4). To clear an interrupt, clear the interrupt source and write a '1' to the corresponding Interrupt Source Flag. Writing a '1' to the Interrupt Source Flag will cause the state machine to check the Interrupt Source to determine if the Interrupt Source Flag should clear or stay as a '1'. If the condition to de-assert is true, then the Interrupt Source Flag is cleared and the internal interrupt signal is also deasserted. If the condition to de-assert is false, then the Interrupt Source Flag remains set, and the internal interrupt signal remains asserted.

Mask	Interrupt Source Flag		Interrupt Source		Interrupt Source Flag Interrupt Source		Event to Assert interrupt	Condition to De-assert	Bit to Clear interrupt
30.9	29.9	Link Up	LINKSTAT See Note 4	Link Status	Rising LINK- STAT	LINKSTAT low	29.9		
30.8	29.8	Wake on LAN	WOL_INT See Note 5	Enabled WOL event	Rising WOL_INT	WOL_INT low	29.8		
30.7	29.7	ENERGYON	17.1	ENERGYON	Rising 17.1	17.1 low	29.7		
30.6	29.6	Auto-Negotia- tion complete	1.5	Auto-Negoti- ate Com- plete	Rising 1.5	1.5 low	29.6		
30.5	29.5	Remote Fault Detected	1.4	Remote Fault	Rising 1.4	1.4 low	29.5		
30.4	29.4	Link Down	1.2	Link Status	Falling 1.2	1.2 high	29.4		
30.3	29.3	Auto-Negotia- tion LP Acknowl- edge	5.14	Acknowl- edge	Rising 5.14	5.14 low	29.3		
30.2	29.2	Parallel Detec- tion Fault	6.4	Parallel Detection Fault	Rising 6.4	6.4 low	29.2		
30.1	29.1	Auto-Negotia- tion Page Received	6.1	Page Received	Rising 6.1	6.1 low	29.1		

TABLE 9-4:	ALTERNATIVE INTERRUPT MODE MANAGEMENT TABLE
------------	---

Note 4: LINKSTAT is the internal link status and is not directly available in any register bit.

- **Note 5:** WOL\_INT is defined as bits 7:4 in the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) ANDed with bits 3:0 of the same register, with the resultant 4 bits OR'ed together.
- Note: The Energy On (ENERGYON) bit in the PHY x Mode Control/Status Register (PHY\_MODE\_CON-TROL\_STATUS\_x) is defaulted to a '1' at the start of the signal acquisition process, therefore the INT7 bit in the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x) will also read as a '1' at power-up. If no signal is present, then both Energy On (ENERGYON) and INT7 will clear within a few milliseconds.

### 9.2.10 PHY POWER-DOWN MODES

There are two PHY power-down modes: General Power-Down Mode and Energy Detect Power-Down Mode. These modes are described in the following subsections.

**Note:** For more information on the various power management features of the device, refer to Section 6.3, "Power Management," on page 63.

The power-down modes of each PHY are controlled independently.

The PHY power-down modes do not reload or reset the PHY registers.

### 9.2.10.1 General Power-Down

This power-down mode is controlled by the Power Down (PHY\_PWR\_DWN) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x). In this mode the entire transceiver, except the PHY management control interface, is powered down. The transceiver will remain in this power-down state as long as the Power Down (PHY\_PWR\_DWN) bit is set. When the Power Down (PHY\_PWR\_DWN) bit is cleared, the transceiver powers up and is automatically reset.

#### 9.2.10.2 Energy Detect Power-Down

This power-down mode is enabled by setting the Energy Detect Power-Down (EDPWRDOWN) bit of the PHY x Mode Control/Status Register (PHY\_MODE\_CONTROL\_STATUS\_x). In this mode, when no energy is present on the line, the entire transceiver is powered down (except for the PHY management control interface, the SQUELCH circuit and the ENERGYON logic). The ENERGYON logic is used to detect the presence of valid energy from 100BASE-TX, 10BASE-T, or Auto-Negotiation signals.

In this mode, when the Energy On (ENERGYON) bit in the PHY x Mode Control/Status Register (PHY\_MODE\_CON-TROL\_STATUS\_x) signal is low, the transceiver is powered down and nothing is transmitted. When energy is received, via link pulses or packets, the Energy On (ENERGYON) bit goes high, and the transceiver powers up. The transceiver automatically resets itself into the state prior to power-down, and asserts the INT7 bit of the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x). The first and possibly second packet to activate ENERGYON may be lost.

When the Energy Detect Power-Down (EDPWRDOWN) bit of the PHY x Mode Control/Status Register (PHY\_MODE\_-CONTROL\_STATUS\_x) is low, energy detect power-down is disabled.

When in EDPD mode, the device's NLP characteristics may be modified. The device can be configured to transmit NLPs in EDPD via the EDPD TX NLP Enable bit of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDPD\_CFG\_x). When enabled, the TX NLP time interval is configurable via the EDPD TX NLP Interval Timer Select field of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDPD\_CFG\_x). When in EDPD mode, the device can also be configured to wake on the reception of one or two NLPs. Setting the EDPD RX Single NLP Wake Enable bit of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDPD\_CF-G\_x) will enable the device to wake on reception of a single NLP. If the EDPD RX Single NLP Wake Enable bit is cleared, the maximum interval for detecting reception of two NLPs to wake from EDPD is configurable via the EDPD RX NLP Max Interval Detect Select field of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDPD\_CF-G\_x) will enable the device to wake on the reception of a single NLP. If the EDPD RX Single NLP Wake Enable bit is cleared, the maximum interval for detecting reception of two NLPs to wake from EDPD is configurable via the EDPD RX NLP Max Interval Detect Select field of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDP-D\_CF-D\_CFG\_x).

The energy detect power down feature is part of the broader power management features of the device and can be used to trigger the power management event or general interrupt request pin (**IRQ**). This is accomplished by enabling the energy detect power-down feature of the PHY as described above, and setting the corresponding energy detect enable (bit 14 for PHY A, bit 15 for PHY B) of the Power Management Control Register (PMT\_CTRL). Refer to Power Management for additional information.

### 9.2.11 ENERGY EFFICIENT ETHERNET

The PHYs support IEEE 802.3az Energy Efficient Ethernet (EEE). The EEE functionality is enabled/disabled via the PHY Energy Efficient Ethernet Enable (PHYEEEEN) bit of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDPD\_CFG\_x). Energy Efficient Ethernet is enabled or disabled by default via the EEE\_enable\_strap\_1 and EEE\_enable\_strap\_2 configuration straps. In order for EEE to be utilized, the following conditions must be met:

- EEE functionality must be enabled via the PHY Energy Efficient Ethernet Enable (PHYEEEEN) bit of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDPD\_CFG\_x)
- The 100BASE-TX EEE bit of the MMD PHY x EEE Advertisement Register (PHY\_EEE\_ADV\_x) must be set

- · The MAC and link-partner must support and be configured for EEE operation
- The device and link-partner must link in 100BASE-TX full-duplex mode

The value of the PHY Energy Efficient Ethernet Enable (PHYEEEEN) bit affects the default values of the following register bits:

- 100BASE-TX EEE bit of the MMD PHY x EEE Capability Register (PHY\_EEE\_CAP\_x)
- 100BASE-TX EEE bit of the MMD PHY x EEE Advertisement Register (PHY\_EEE\_ADV\_x)

**Note:** Energy Efficient Ethernet is not used for 100BASE-FX mode.

### 9.2.12 WAKE ON LAN (WOL)

The PHY supports layer WoL event detection of Perfect DA, Broadcast, Magic Packet, and Wakeup frames.

Each type of supported wake event (Perfect DA, Broadcast, Magic Packet, or Wakeup frames) may be individually enabled via Perfect DA Wakeup Enable (PFDA\_EN), Broadcast Wakeup Enable (BCST\_EN), Magic Packet Enable (MPEN), and Wakeup Frame Enable (WUEN) bits of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x), respectively. The WoL event is indicated via the INT8 bit of the PHY x Interrupt Source Flags Register (PHY\_INTER-RUPT\_SOURCE\_x).

The WoL feature is part of the broader power management features of the device and can be used to trigger the power management event or general interrupt request pin (**IRQ**). This is accomplished by enabling the WoL feature of the PHY as described above, and setting the corresponding WoL enable (bit 14 for PHY A, bit 15 for PHY B) of the Power Management Control Register (PMT\_CTRL). Refer to Section 6.3, "Power Management," on page 63 for additional information.

The PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) also provides a WoL Configured bit, which may be set by software after all WoL registers are configured. Because all WoL related registers are not affected by software resets, software can poll the WoL Configured bit to ensure all WoL registers are fully configured. This allows the software to skip reprogramming of the WoL registers after reboot due to a WoL event.

The following subsections detail each type of WoL event. For additional information on the main system interrupts, refer to Section 8.0, "System Interrupts," on page 88.

#### 9.2.12.1 Perfect DA (Destination Address) Detection

When enabled, the Perfect DA detection mode allows the detection of a frame with the destination address matching the address stored in the PHY x MAC Receive Address A Register (PHY\_RX\_ADDRA\_x), PHY x MAC Receive Address B Register (PHY\_RX\_ADDRB\_x), and PHY x MAC Receive Address C Register (PHY\_RX\_ADDRC\_x). The frame must also pass the FCS and packet length check.

As an example, the Host system must perform the following steps to enable the device to detect a Perfect DA WoL event:

- 1. Set the desired MAC address to cause the wake event in the PHY x MAC Receive Address A Register (PHY\_RX\_ADDRA\_x), PHY x MAC Receive Address B Register (PHY\_RX\_ADDRB\_x), and PHY x MAC Receive Address C Register (PHY\_RX\_ADDRC\_x).
- 2. Set the Perfect DA Wakeup Enable (PFDA\_EN) bit of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) to enable Perfect DA detection.
- 3. Set bit 8 (WoL event indicator) in the PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x) to enable WoL events.

When a match is triggered, bit 8 of the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x) will be set, and the Perfect DA Frame Received (PFDA\_FR) bit of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) will be set.

#### 9.2.12.2 Broadcast Detection

When enabled, the Broadcast detection mode allows the detection of a frame with the destination address value of FF FF FF FF FF FF. The frame must also pass the FCS and packet length check.

As an example, the Host system must perform the following steps to enable the device to detect a Broadcast WoL event:

- 1. Set the Broadcast Wakeup Enable (BCST\_EN) bit of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) to enable Broadcast detection.
- 2. Set bit 8 (WoL event indicator) in the PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x) to enable WoL events.

© 2015 Microchip Technology Inc.

When a match is triggered, bit 8 of the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x) will be set, and the Broadcast Frame Received (BCAST\_FR) bit of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) will be set.

### 9.2.12.3 Magic Packet Detection

As an example, if the desired address is 00h 11h 22h 33h 44h 55h, then the logic scans for the following data sequence in an Ethernet frame:

Destination Address Source Address ......FF FF FF FF FF FF FF

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55 00 11 22 33 44 55

...FCS

As an example, the Host system must perform the following steps to enable the device to detect a Magic Packet WoL event:

Set the desired MAC address to cause the wake event in the PHY x MAC Receive Address A Register (PHY\_RX\_AD-DRA\_x), PHY x MAC Receive Address B Register (PHY\_RX\_ADDRB\_x), and PHY x MAC Receive Address C Register (PHY\_RX\_ADDRC\_x).

Set the Magic Packet Enable (MPEN) bit of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) to enable Magic Packet detection.

Set bit 8 (WoL event indicator) in the PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x) to enable WoL events.

When a match is triggered, bit 8 of the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x) will be set, and the Magic Packet Received (MPR) bit of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) will be set.

#### 9.2.12.4 Wakeup Frame Detection

When enabled, the Wakeup Frame detection mode allows the detection of a pre-programmed Wakeup Frame. Wakeup Frame detection provides a way for system designers to detect a customized pattern within a packet via a programmable wake-up frame filter. The filter has a 128-bit byte mask that indicates which bytes of the frame should be compared by the detection logic. A CRC-16 is calculated over these bytes. The result is then compared with the filter's respective CRC-16 to determine if a match exists. When a wake-up pattern is received, the Remote Wakeup Frame Received (WUFR) bit of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) is set.

If enabled, the filter can also include a comparison between the frame's destination address and the address specified in the PHY x MAC Receive Address A Register (PHY\_RX\_ADDRA\_x), PHY x MAC Receive Address B Register (PHY\_RX\_ADDRB\_x), and PHY x MAC Receive Address C Register (PHY\_RX\_ADDRC\_x). The specified address can be a unicast or a multicast. If address matching is enabled, only the programmed unicast or multicast address will be considered a match. Non-specific multicast addresses and the broadcast address can be separately enabled. The address matching results are logically OR'd (i.e., specific address match result OR any multicast result OR broadcast result).

Whether or not the filter is enabled and whether the destination address is checked is determined by configuring the PHY x Wakeup Filter Configuration Register A (PHY\_WUF\_CFGA\_x). Before enabling the filter, the application program must provide the detection logic with the sample frame and corresponding byte mask. This information is provided by writing the PHY x Wakeup Filter Configuration Register A (PHY\_WUF\_CFGA\_x), PHY x Wakeup Filter Configuration

Register B (PHY\_WUF\_CFGB\_x), and PHY x Wakeup Filter Byte Mask Registers (PHY\_WUF\_MASK\_x). The starting offset within the frame and the expected CRC-16 for the filter is determined by the Filter Pattern Offset and Filter CRC-16 fields, respectively.

If remote wakeup mode is enabled, the remote wakeup function checks each frame against the filter and recognizes the frame as a remote wakeup frame if it passes the filter's address filtering and CRC value match.

The pattern offset defines the location of the first byte that should be checked in the frame. The byte mask is a 128-bit field that specifies whether or not each of the 128 contiguous bytes within the frame, beginning with the pattern offset, should be checked. If bit j in the byte mask is set, the detection logic checks the byte (pattern offset + j) in the frame, otherwise byte (pattern offset + j) is ignored.

At the completion of the CRC-16 checking process, the CRC-16 calculated using the pattern offset and byte mask is compared to the expected CRC-16 value associated with the filter. If a match occurs, a remote wake-up event is signaled. The frame must also pass the FCS check and packet length checking.

Table 9-5 indicates the cases that produce a wake-up event. All other cases do not generate a wake-up event.

Filter Enabled	Frame Type	CRC Matches	Address Match Enabled	Any Mcast Enabled	Bcast Enabled	Frame Address Matches
Yes	Unicast	Yes	No	Х	Х	Х
Yes	Unicast	Yes	Yes	Х	Х	Yes
Yes	Multicast	Yes	Х	Yes	Х	Х
Yes	Multicast	Yes	Yes	No	Х	Yes
Yes	Broadcast	Yes	Х	Х	Yes	х

 TABLE 9-5:
 WAKEUP GENERATION CASES

As an example, the Host system must perform the following steps to enable the device to detect a Wakeup Frame WoL event:

#### **Declare Pattern:**

- 1. Update the PHY x Wakeup Filter Byte Mask Registers (PHY\_WUF\_MASK\_x) to indicate the valid bytes to match.
- 2. Calculate the CRC-16 value of valid bytes offline and update the PHY x Wakeup Filter Configuration Register B (PHY\_WUF\_CFGB\_x). CRC-16 is calculated as follows:

At the start of a frame, CRC-16 is initialized with the value FFFFh. CRC-16 is updated when the pattern offset and mask indicate the received byte is part of the checksum calculation. The following algorithm is used to update the CRC-16 at that time:

Let:

^ denote the exclusive or operator.

Data [7:0] be the received data byte to be included in the checksum.

CRC[15:0] contain the calculated CRC-16 checksum.

F0 ... F7 be intermediate results, calculated when a data byte is determined to be part of the CRC-16.

Calculate:

F0 = CRC[15] ^ Data[0]

F1 = CRC[14] ^ F0 ^ Data[1]

F2 = CRC[13] ^ F1 ^ Data[2]

F3 = CRC[12] ^ F2 ^ Data[3]

F4 = CRC[11] ^ F3 ^ Data[4]

F5 = CRC[10] ^ F4 ^ Data[5]

F6 = CRC[09] ^ F5 ^ Data[6] F7 = CRC[08] ^ F6 ^ Data[7] The CRC-32 is updated as follows: CRC[15] = CRC[7] ^ F7 CRC[14] = CRC[6] CRC[13] = CRC[5] CRC[12] = CRC[4] CRC[11] = CRC[3] CRC[10] = CRC[2] CRC[9] = CRC[1] ^ F0 CRC[8] = CRC[0] ^ F1 CRC[7] = F0 ^ F2 CRC[6] = F1 ^ F3 CRC[5] = F2 ^ F4 CRC[4] = F3 ^ F5 CRC[3] = F4 ^ F6 CRC[2] = F5 ^ F7 CRC[1] = F6 CRC[0] = F7

3. Determine the offset pattern with offset 0 being the first byte of the destination address. Update the offset in the Filter Pattern Offset field of the PHY x Wakeup Filter Configuration Register A (PHY\_WUF\_CFGA\_x).

### **Determine Address Matching Conditions:**

- 4. Determine the address matching scheme based on Table 9-5 and update the Filter Broadcast Enable, Filter Any Multicast Enable, and Address Match Enable bits of the PHY x Wakeup Filter Configuration Register A (PHY\_WUF\_CFGA\_x) accordingly.
- 5. If necessary (see step 4), set the desired MAC address to cause the wake event in the PHY x MAC Receive Address A Register (PHY\_RX\_ADDRA\_x), PHY x MAC Receive Address B Register (PHY\_RX\_ADDRB\_x), and PHY x MAC Receive Address C Register (PHY\_RX\_ADDRC\_x).
- 6. Set the Filter Enable bit of the PHY x Wakeup Filter Configuration Register A (PHY\_WUF\_CFGA\_x) to enable the filter.

#### Enable Wakeup Frame Detection:

- 7. Set the Wakeup Frame Enable (WUEN) bit of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) to enable Wakeup Frame detection.
- 8. Set bit 8 (WoL event indicator) in the PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x) to enable WoL events.

When a match is triggered, the Remote Wakeup Frame Received (WUFR) bit of the PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x) will be set. To provide additional visibility to software, the Filter Triggered bit of the PHY x Wakeup Filter Configuration Register A (PHY\_WUF\_CFGA\_x) will be set.

### 9.2.13 RESETS

In addition to the chip-level hardware reset (**RST**#) and Power-On Reset (POR), the PHY supports three block specific resets. These are discussed in the following sections. For detailed information on all device resets and the reset sequence refer to Section 6.2, "Resets," on page 56.

Note: Only a hardware reset (RST#) or Power-On Reset (POR) will automatically reload the configuration strap values into the PHY registers. The Digital Reset (DIGITAL\_RST) bit in the Reset Control Register (RESET\_CTL) does not reset the

PHYs. The Digital Reset (DIGITAL\_RST) bit will cause the EEPROM Loader to reload the configuration strap values into the PHY registers and to reset all other PHY registers to their default values. An EEPROM RELOAD command via the EEPROM Command Register (E2P\_CMD) also has the same effect.

For all other PHY resets, PHY registers will need to be manually configured via software.

#### 9.2.13.1 PHY Software Reset via RESET\_CTL

The PHYs can be reset via the Reset Control Register (RESET\_CTL). These bits are self clearing after approximately 102 us. This reset does not reload the configuration strap values into the PHY registers.

#### 9.2.13.2 PHY Software Reset via PHY\_BASIC\_CTRL\_x

The PHY can also be reset by setting the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BA-SIC\_CONTROL\_x). This bit is self clearing and will return to 0 after the reset is complete. This reset does not reload the configuration strap values into the PHY registers.

#### 9.2.13.3 PHY Power-Down Reset

After the PHY has returned from a power-down state, a reset of the PHY is automatically generated. The PHY power-down modes do not reload or reset the PHY registers. Refer to Section 9.2.10, "PHY Power-Down Modes," on page 112 for additional information.

#### 9.2.14 LINK INTEGRITY TEST

The device performs the link integrity test as outlined in the IEEE 802.3u (clause 24-15) Link Monitor state diagram. The link status is multiplexed with the 10 Mbps link status to form the Link Status bit in the PHY x Basic Status Register (PHY\_BASIC\_STATUS\_x) and to drive the LINK LED functions.

The DSP indicates a valid MLT-3 waveform present on the RXPx and RXNx signals as defined by the ANSI X3.263 TP-PMD standard, to the Link Monitor state-machine, using the internal DATA\_VALID signal. When DATA\_VALID is asserted, the control logic moves into a Link-Ready state and waits for an enable from the auto-negotiation block. When received, the Link-Up state is entered, and the Transmit and Receive logic blocks become active. Should auto-negotiation be disabled, the link integrity logic moves immediately to the Link-Up state when the DATA\_VALID is asserted.

To allow the line to stabilize, the link integrity logic will wait a minimum of 330 ms from the time DATA\_VALID is asserted until the Link-Ready state is entered. Should the DATA\_VALID input be negated at any time, this logic will immediately negate the Link signal and enter the Link-Down state.

When the 10/100 digital block is in 10BASE-T mode, the link status is derived from the 10BASE-T receiver logic.

#### 9.2.15 CABLE DIAGNOSTICS

The PHYs provide cable diagnostics which allow for open/short and length detection of the Ethernet cable. The cable diagnostics consist of two primary modes of operation:

Time Domain Reflectometry (TDR) Cable Diagnostics
 TDR apple diagnostics apple the datastian of approximation applies the TX or

TDR cable diagnostics enable the detection of open or shorted cabling on the TX or RX pair, as well as cable length estimation to the open/short fault.

Matched Cable Diagnostics

Matched cable diagnostics enable cable length estimation on 100 Mbps-linked cables.

Refer to the following sub-sections for details on proper operation of each cable diagnostics mode.


Note: Cable diagnostics are not used for 100BASE-FX mode.

© 2015 Microchip Technology Inc.

# 9.2.15.1 Time Domain Reflectometry (TDR) Cable Diagnostics

The PHYs provide TDR cable diagnostics which enable the detection of open or shorted cabling on the TX or RX pair, as well as cable length estimation to the open/short fault. To utilize the TDR cable diagnostics, Auto-MDIX and Auto Negotiation must be disabled, and the PHY must be forced to 100 Mbps full-duplex mode. These actions must be performed before setting the TDR Enable bit in the PHY x TDR Control/Status Register (PHY\_TDR\_CONTROL\_STAT\_x). With Auto-MDIX disabled, the TDR will test the TX or RX pair selected by register bit 27.13 (Auto-MDIX State (AMDIX-STATE)). Proper cable testing should include a test of each pair. TDR cable diagnostics is not appropriate for 100BASE-FX mode. When TDR testing is complete, prior register settings may be restored. Figure 9-5 provides a flow diagram of proper TDR usage.

# FIGURE 9-5: TDR USAGE FLOW DIAGRAM



The TDR operates by transmitting pulses on the selected twisted pair within the Ethernet cable (TX in MDI mode, RX in MDIX mode). If the pair being tested is open or shorted, the resulting impedance discontinuity results in a reflected signal that can be detected by the PHY. The PHY measures the time between the transmitted signal and received reflection and indicates the results in the TDR Channel Length field of the PHY x TDR Control/Status Register (PHY\_TDR\_CONTROL\_STAT\_x). The TDR Channel Length field indicates the "electrical" length of the cable, and can be multiplied by the appropriate propagation constant in Table 9-6 to determine the approximate physical distance to the fault.

**Note:** The TDR function is typically used when the link is inoperable. However, an active link will drop when operating the TDR.

Since the TDR relies on the reflected signal of an improperly terminated cable, there are several factors that can affect the accuracy of the physical length estimate. These include:

- Cable Type (CAT 5, CAT5e, CAT6): The electrical length of each cable type is slightly different due to the twistsper-meter of the internal signal pairs and differences in signal propagation speeds. If the cable type is known, the length estimate can be calculated more accurately by using the propagation constant appropriate for the cable type (see Table 9-6). In many real-world applications the cable type is unknown, or may be a mix of different cable types and lengths. In this case, use the propagation constant for the "unknown" cable type.
- 2. **TX and RX Pair:** For each cable type, the EIA standards specify different twist rates (twists-per-meter) for each signal pair within the Ethernet cable. This results in different measurements for the RX and TX pair.
- 3. *Actual Cable Length:* The difference between the estimated cable length and actual cable length grows as the physical cable length increases, with the most accurate results at less than approximately 100 m.
- 4. **Open/Short Case:** The Open and Shorted cases will return different TDR Channel Length values (electrical lengths) for the same physical distance to the fault. Compensation for this is achieved by using different propagation constants to calculate the physical length of the cable.

For the Open case, the estimated distance to the fault can be calculated as follows:

Distance to Open fault in meters  $\cong$  TDR Channel Length \* P<sub>OPEN</sub> Where: P<sub>OPEN</sub> is the propagation constant selected from Table 9-6

For the Shorted case, the estimated distance to the fault can be calculated as follows:

Distance to Open fault in meters  $\cong$  TDR Channel Length \* P<sub>SHORT</sub> Where: P<sub>SHORT</sub> is the propagation constant selected from Table 9-6

TDR Propagation	Cable Type					
Constant	Unknown	CAT 6	CAT 5E	CAT 5		
P <sub>OPEN</sub>	0.769	0.745	0.76	0.85		
P <sub>SHORT</sub>	0.793	0.759	0.788	0.873		

TABLE 9-6:TDR PROPAGATION CONSTANTS

The typical cable length measurement margin of error for Open and Shorted cases is dependent on the selected cable type and the distance of the open/short from the device. Table 9-7 and Table 9-8 detail the typical measurement error for Open and Shorted cases, respectively.

TABLE 9-7: TYPICAL MEASUREMENT ERROR FOR OPEN CABLE (+/- METERS)

Physical Distance	Selected Propagation Constant					
Physical Distance to Fault	P <sub>OPEN</sub> = Unknown	P <sub>OPEN</sub> = CAT 6	P <sub>OPEN</sub> = CAT 5E	P <sub>OPEN</sub> = CAT 5		
CAT 6 Cable, 0-100 m	9	6				
CAT 5E Cable, 0-100 m	5		5			

TABLE 9-7:	TYPICAL MEASUREMENT ERROR FOR OPEN CABLE (+/- METERS)
------------	---

CAT 5 Cable, 0-100 m	13			3
CAT 6 Cable, 101-160 m	14	6		
CAT 5E Cable, 101-160 m	8		6	
CAT 5 Cable, 101-160 m	20			6

TABLE 9-8:	TYPICAL MEASUREMENT ERROR FOR SHORTED CABLE (+/- METERS)

PHYSICAL DISTANCE	SELECTED PROPAGATION CONSTANT					
TO FAULT	P <sub>SHORT</sub> = Unknown	P <sub>SHORT</sub> = CAT 6	P <sub>SHORT</sub> = CAT 5E	P <sub>SHORT</sub> = CAT 5		
CAT 6 Cable, 0-100 m	8	5				
CAT 5E Cable, 0-100 m	5		5			
CAT 5 Cable, 0-100 m	11			2		
CAT 6 Cable, 101-160 m	14	6				
CAT 5E Cable, 101-160 m	7		6			
CAT 5 Cable, 101-160 m	11			3		

### 9.2.15.2 Matched Cable Diagnostics

Matched cable diagnostics enable cable length estimation on 100 Mbps-linked cables of up to 120 meters. If there is an active 100 Mb link, the approximate distance to the link partner can be estimated using the PHY x Cable Length Register (PHY\_CABLE\_LEN\_x). If the cable is properly terminated, but there is no active 100 Mb link (the link partner is disabled, nonfunctional, the link is at 10 Mb, etc.), the cable length cannot be estimated and the PHY x Cable Length Register (PHY\_CABLE\_LEN\_x) should be ignored. The estimated distance to the link partner can be determined via the Cable Length (CBLN) field of the PHY x Cable Length Register (PHY\_CABLE\_LEN\_x) using the lookup table provided in Table 9-9. The typical cable length measurement margin of error for a matched cable case is +/- 20 m. The matched cable length margin of error is consistent for all cable types from 0 to 120 m.

<b>TABLE 9-9:</b>	MATCH CASE ESTIMATED CABLE LENGTH (CBLN) LOOKUP
-------------------	---

CBLN Field Value	Estimated Cable Length
0 - 3	0
4	6
5	17
6	27
7	38
8	49
9	59
10	70
11	81

TABLE 9-9: MATCH CASE ESTIMATED CABLE LENGTH (CBLN) LOOKUP

12	91
13	102
14	113
15	123

# **Note:** For a properly terminated cable (Match case), there is no reflected signal. In this case, the TDR Channel Length field is invalid and should be ignored.


### 9.2.16 LOOPBACK OPERATION

The PHYs may be configured for near-end loopback and connector loopback. These loopback modes are detailed in the following subsections.

#### 9.2.16.1 Near-end Loopback


Near-end loopback mode sends the digital transmit data back out the receive data signals for testing purposes, as indicated by the blue arrows in Figure 9-6. The near-end loopback mode is enabled by setting the Loopback (PHY\_LOOP-BACK) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) to "1". A large percentage of the digital circuitry is operational in near-end loopback mode because data is routed through the PCS and PMA layers into the PMD sublayer before it is looped back. The COL signal will be inactive in this mode, unless Collision Test Mode (PHY\_COL\_TEST) is enabled in the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x). The transmitters are powered down regardless of the state of the internal MII TXEN signal.

### FIGURE 9-6: NEAR-END LOOPBACK BLOCK DIAGRAM



### 9.2.16.2 Connector Loopback

The device maintains reliable transmission over very short cables and can be tested in a connector loopback as shown in Figure 9-7. An RJ45 loopback cable can be used to route the transmit signals from the output of the transformer back to the receiver inputs. The loopback works at both 10 and 100 Mbps.



### FIGURE 9-7: CONNECTION LOOPBACK BLOCK DIAGRAM

### 9.2.17 100BASE-FX OPERATION

When set for 100BASE-FX operation, the scrambler and MTL-3 blocks are disable and the analog RX and TX pins are changed to differential LVPECL pins and connect through external terminations to the external Fiber transceiver. The differential LVPECL pins support a signal voltage range compatible with SFF (LVPECL) and SFP (reduced LVPECL) type transceivers.

While in 100BASE-FX operation, the quality of the receive signal is provided by the external transceiver as either an open-drain, CMOS level, Loss of Signal (SFP) or a LVPECL Signal Detect (SFF).

### 9.2.17.1 100BASE-FX Far End Fault Indication

Since Auto-Negotiation is not specified for 100BASE-FX, its Remote Fault capability is unavailable. Instead, 100BASE-FX provides an optional Far-End Fault function.

When no signal is being received, the Far-End Fault feature transmits a special Far-End Fault Indication to its far-end peer. The Far-End Fault Indication is sent only when a physical error condition is sensed on the receive channel.

The Far-End Fault Indication is comprised of three or more repeating cycles, each of 84 ONEs followed by a single ZERO. This signal is sent in-band and is readily detectable but is constructed so as to not satisfy the 100BASE-X carrier sense criterion.

Far-End Fault is implemented through the Far-End Fault Generate, Far-End Fault Detect, and the Link Monitor processes. The Far-End Fault Generate process is responsible for sensing a receive channel failure (signal\_status=OFF) and transmitting the Far-End Fault Indication in response. The transmission of the Far-End Fault Indication may start or stop at any time depending only on signal\_status. The Far-End Fault Detect process continuously monitors the RX process for the Far-End Fault Indication. Detection of the Far-End Fault Indication disables the station by causing the Link Monitor process to de-assert link\_status, which in turn causes the station to source IDLEs.

Far-End Fault is enabled by default while in 100BASE-FX mode via the Far End Fault Indication Enable (FEFI\_EN) of the PHY x Special Control/Status Indication Register (PHY\_SPECIAL\_CONTROL\_STAT\_IND\_x).

### 9.2.17.2 100BASE-FX Enable and LOS/SD Selection

100BASE-FX operation is enabled by the use of the FX mode straps (fx\_mode\_strap\_1 and fx\_mode\_strap\_2) and is reflected in the 100BASE-FX Mode (FX\_MODE) bit in the PHY x Special Modes Register (PHY\_SPECIAL\_MODES\_x).

Loss of Signal mode is selected for both PHYs by the three level **FXLOSEN** strap input pin. The three levels correspond to Loss of Signal mode for a) neither PHY (less than 1 V (typ.)), b) PHY A (greater than 1 V (typ.) but less than 2 V (typ.)) or c) both PHYs (greater than 2 V (typ.)). It is not possible to select Loss of Signal mode for only PHY B.

If Loss of Signal mode is not selected, then Signal Detect mode is selected, independently, by the <u>FXSDENA</u> or <u>FXS-DENB</u> strap input pin. When greater than 1 V (typ.), Signal Detect mode is enabled, when less than 1 V (typ.), copper twisted pair is enabled.

Note: The <u>FXSDENA</u> strap input pin is shared with the FXSDA pin and the <u>FXSDENB</u> strap input pin is shared with the FXSDB pin. As such, the LVPECL levels ensure that the input is greater than 1 V (typ.) and that Signal Detect mode is selected. When TP copper is desired, the Signal Detect input function is not required and the pin should be set to 0 V.

Care must be taken such that an non-powered or disabled transceiver does not load the Signal Detect input below the valid LVPECL level.

Table 9-10 and Table 9-11 summarize the selections.

<u>FXLOSEN</u>	<u>FXSDENA</u>	PHY Mode	
<1 V (typ.)	<1 V (typ.)	TP copper	
	>1 V (typ.)	100BASE-FX Signal Detect	
>1 V (typ.)	n/a	100BASE-FX LOS	

# TABLE 9-10:100BASE-FX LOS, SD AND TP COPPER SELECTION PHY A

<u>FXLOSEN</u>	<b>FXSDENB</b>	PHY Mode
<1 V (typ.)	<1 V (typ.)	TP copper
	>1 V (typ.)	100BASE-FX Signal Detect
>2 V (typ.)	n/a	100BASE-FX LOS


# 9.2.18 REQUIRED ETHERNET MAGNETICS (100BASE-TX AND 10BASE-T)

The magnetics selected for use with the device should be an Auto-MDIX style magnetic, which is widely available from several vendors. Please review the SMSC/Microchip Application note 8.13 "Suggested Magnetics" for the latest qualified and suggested magnetics. A list of vendors and part numbers are provided within the application note.

### 9.2.19 EXTERNAL PIN ACCESS TIMING REQUIREMENTS

When accessed externally via the  $\mathbf{MDIO}$  /  $\mathbf{MDC}$  pins, the following timing applies.

## FIGURE 9-8: PHYSICAL PHY EXTERNAL ACCESS TIMING



### TABLE 9-12: PHYSICAL PHY EXTERNAL ACCESS TIMING VALUES

Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	MDC period	400	-	ns	
t <sub>clkh</sub>	MDC high time	160 (80%)	-	ns	
t <sub>clkl</sub>	MDC low time	160 (80%)	-	ns	
t <sub>val</sub>	MDIO output valid from rising edge of MDC	-	300	ns	Note 6
t <sub>ohold</sub>	MDIO output hold from rising edge of MDC	10	-	ns	Note 6
t <sub>su</sub>	MDIO input setup time to rising edge of MDC	10	-	ns	Note 7
t <sub>ihold</sub>	MDIO input hold time after rising edge of MDC	5	-	ns	Note 7

- **Note 6:** The Physical PHY design changes output data a nominal 4 clocks (25MHz) maximum and a nominal 2 clocks (25MHz) minimum following the rising edge of MDC.
- Note 7: The Physical PHY design samples input data using the rising edge of MDC.

#### 9.2.20 PHYSICAL PHY REGISTERS

The Physical PHYs A and B are comparable in functionality and have an identical set of non-memory mapped registers. These registers are indirectly accessed through the PHY Management Interface Access Register (PMI\_ACCESS) and PHY Management Interface Data Register (PMI\_DATA) or through the external MII management interface pins.

Because Physical PHY A and B registers are functionally identical, their register descriptions have been consolidated. A lowercase "x" has been appended to the end of each PHY register name in this section, where "x" hold be replaced with "A" or "B" for the PHY A or PHY B registers respectively. In some instances, a "1" or a "2" may be appropriate instead.

A list of the MII serial accessible Control and Status registers and their corresponding register index numbers is included in Table 9-13. Each individual PHY is assigned a unique PHY address as detailed in Section 9.1.1, "PHY Addressing," on page 98.

In addition to the MII serial accessible Control and Status registers, a set of indirectly accessible registers provides support for the *IEEE 802.3 Section 45.2 MDIO Manageable Device (MMD) Registers*. A list of these registers and their corresponding register index numbers is included in Table 9-19. **Note:** The Digital Reset (DIGITAL\_RST) bit will cause the EEPROM Loader to reload the configuration strap values into the PHY registers and to reset all other PHY registers to their default values. An EEPROM RELOAD command via the EEPROM Command Register (E2P\_CMD) also has the same effect.

# **Control and Status Registers**

Table 9-13 provides a list of supported registers. Register details, including bit definitions, are provided in the following subsections.

Unless otherwise specified, reserved fields must be written with zeros if the register is written.

# TABLE 9-13:PHYSICAL PHY A AND B MII SERIALLY ACCESSIBLE CONTROL AND STATUS<br/>REGISTERS

Index	Register Name (SYMBOL)	Group
0	PHY x Basic Control Register (PHY_BASIC_CONTROL_x)	Basic
1	PHY x Basic Status Register (PHY_BASIC_STATUS_x)	Basic
2	PHY x Identification MSB Register (PHY_ID_MSB_x)	Extended
3	PHY x Identification LSB Register (PHY_ID_LSB_x)	Extended
4	PHY x Auto-Negotiation Advertisement Register (PHY_AN_ADV_x)	Extended
5	PHY x Auto-Negotiation Link Partner Base Page Ability Register (PHY_AN_LP_BASE_ABILITY_x)	Extended
6	PHY x Auto-Negotiation Expansion Register (PHY_AN_EXP_x)	Extended
7	PHY x Auto Negotiation Next Page TX Register (PHY_AN_NP_TX_x)	Extended
8	PHY x Auto Negotiation Next Page RX Register (PHY_AN_NP_RX_x)	Extended
13	PHY x MMD Access Control Register (PHY_MMD_ACCESS)	Extended
14	PHY x MMD Access Address/Data Register (PHY_MMD_ADDR_DATA)	Extended
16	PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY_EDPD_CFG_x)	Vendor- specific
17	PHY x Mode Control/Status Register (PHY_MODE_CONTROL_STATUS_x)	Vendor- specific
18	PHY x Special Modes Register (PHY_SPECIAL_MODES_x)	Vendor- specific
24	PHY x TDR Patterns/Delay Control Register (PHY_TDR_PAT_DELAY_x)	Vendor- specific
25	PHY x TDR Control/Status Register (PHY_TDR_CONTROL_STAT_x)	Vendor- specific
26	PHY x Symbol Error Counter Register	Vendor- specific
27	PHY x Special Control/Status Indication Register (PHY_SPECIAL_CON- TROL_STAT_IND_x)	Vendor- specific
28	PHY x Cable Length Register (PHY_CABLE_LEN_x)	Vendor- specific
29	PHY x Interrupt Source Flags Register (PHY_INTERRUPT_SOURCE_x)	Vendor- specific

# TABLE 9-13:PHYSICAL PHY A AND B MII SERIALLY ACCESSIBLE CONTROL AND STATUS<br/>REGISTERS (CONTINUED)

Index	Register Name (SYMBOL)	Group
30	PHY x Interrupt Mask Register (PHY_INTERRUPT_MASK_x)	Vendor- specific
31	PHY x Special Control/Status Register (PHY_SPECIAL_CONTROL_STATUS_x)	Vendor- specific

# 9.2.20.1 PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x)

Index (decimal): 0 Size: 16 bits

This read/write register is used to configure the PHY.

Bits	Description	Туре	Default
15	<b>Soft Reset (PHY_SRST)</b> When set, this bit resets all the PHY registers to their default state, except those marked as NASR type. This bit is self clearing.	R/W SC	0b
	0: Normal operation 1: Reset		
14	<b>Loopback (PHY_LOOPBACK)</b> This bit enables/disables the loopback mode. When enabled, transmissions are not sent to network. Instead, they are looped back into the PHY.	R/W	0b
	0: Loopback mode disabled (normal operation) 1: Loopback mode enabled		
13	Speed Select LSB (PHY_SPEED_SEL_LSB) This bit is used to set the speed of the PHY when the Auto-Negotiation Enable (PHY_AN) bit is disabled.	R/W	Note 8
	0: 10 Mbps 1: 100 Mbps		
12	Auto-Negotiation Enable (PHY_AN) This bit enables/disables Auto-Negotiation. When enabled, the Speed Select LSB (PHY_SPEED_SEL_LSB) and Duplex Mode (PHY_DUPLEX) bits are overridden.	R/W	Note 9
	This bit is forced to a 0 if the 100BASE-FX Mode (FX_MODE) bit of the PHY x Special Modes Register (PHY_SPECIAL_MODES_x) is a high.		
	0: Auto-Negotiation disabled 1: Auto-Negotiation enabled		
11	Power Down (PHY_PWR_DWN) This bit controls the power down mode of the PHY.	R/W	Ob
	0: Normal operation 1: General power down mode		
10	RESERVED	RO	-
9	Restart Auto-Negotiation (PHY_RST_AN) When set, this bit restarts the Auto-Negotiation process.	R/W SC	Ob
	0: Normal operation 1: Auto-Negotiation restarted		

Bits	Description	Туре	Default
8	Duplex Mode (PHY_DUPLEX)         This bit is used to set the duplex when the Auto-Negotiation Enable         (PHY_AN) bit is disabled.         0: Half Duplex	R/W	Note 10
	1: Full Duplex		
7	<b>Collision Test Mode (PHY_COL_TEST)</b> This bit enables/disables the collision test mode of the PHY. When set, the collision signal is active during transmission. It is recommended that this feature be used only in loopback mode.	R/W	Ob
	0: Collision test mode disabled 1: Collision test mode enabled		
6:0	RESERVED	RO	-

- **Note 8:** The default value of this bit is determined by the logical OR of the Auto-Negotiation strap (autoneg\_strap\_1 for PHY A, autoneg\_strap\_2 for PHY B) and the speed select strap (speed\_strap\_1 for PHY A, speed\_strap\_2 for PHY B). Essentially, if the Auto-Negotiation strap is set, the default value is 1, otherwise the default is determined by the value of the speed select strap. Refer to Section 7.0, "Configuration Straps," on page 72 for more information. In 100BASE-FX mode, the default value of this bit is a 1.
- **Note 9:** The default is the value of the Auto-Negotiation strap (autoneg\_strap\_1 for PHY A, autoneg\_strap\_2 for PHY B). Refer to Section 7.0, "Configuration Straps," on page 72 for more information. In 100BASE-FX mode, the default value of this bit is a 0.
- **Note 10:** The default value of this bit is determined by the logical AND of the negation of the Auto-Negotiation strap (autoneg\_strap\_1 for PHY A, autoneg\_strap\_2 for PHY B) and the duplex select strap (duplex\_strap\_1 for PHY A, duplex\_strap\_2 for PHY B). Essentially, if the Auto-Negotiation strap is set, the default value is 0, otherwise the default is determined by the value of the duplex select strap. Refer to Section 7.0, "Configuration Straps," on page 72 for more information.

In 100BASE-FX mode, the Auto-Negotiation strap is not considered and the default of this bit is the value of the duplex select strap.

# 9.2.20.2 PHY x Basic Status Register (PHY\_BASIC\_STATUS\_x)

Index (decimal): 1 Size: 16 bits

This register is used to monitor the status of the PHY.

Bits	Description	Туре	Default
15	<b>100BASE-T4</b> This bit displays the status of 100BASE-T4 compatibility.	RO	0b
	0: PHY not able to perform 100BASE-T4 1: PHY able to perform 100BASE-T4		
14	<b>100BASE-X Full Duplex</b> This bit displays the status of 100BASE-X full duplex compatibility.	RO	1b
	0: PHY not able to perform 100BASE-X full duplex 1: PHY able to perform 100BASE-X full duplex		
13	<b>100BASE-X Half Duplex</b> This bit displays the status of 100BASE-X half duplex compatibility.	RO	1b
	0: PHY not able to perform 100BASE-X half duplex 1: PHY able to perform 100BASE-X half duplex		
12	<b>10BASE-T Full Duplex</b> This bit displays the status of 10BASE-T full duplex compatibility.	RO	1b
	0: PHY not able to perform 10BASE-T full duplex 1: PHY able to perform 10BASE-T full duplex		
11	<b>10BASE-T Half Duplex</b> (typ.) This bit displays the status of 10BASE-T half duplex compatibility.	RO	1b
	0: PHY not able to perform 10BASE-T half duplex 1: PHY able to perform 10BASE-T half duplex		
10	<b>100BASE-T2 Full Duplex</b> This bit displays the status of 100BASE-T2 full duplex compatibility.	RO	0b
	0: PHY not able to perform 100BASE-T2 full duplex 1: PHY able to perform 100BASE-T2 full duplex		
9	<b>100BASE-T2 Half Duplex</b> This bit displays the status of 100BASE-T2 half duplex compatibility.	RO	0b
	0: PHY not able to perform 100BASE-T2 half duplex 1: PHY able to perform 100BASE-T2 half duplex		
8	Extended Status This bit displays whether extended status information is in register 15 (per IEEE 802.3 clause 22.2.4).	RO	0b
	0: No extended status information in Register 15 1: Extended status information in Register 15		

Bits	Description	Туре	Default
7	<b>Unidirectional Ability</b> This bit indicates whether the PHY is able to transmit regardless of whether the PHY has determined that a valid link has been established.	RO	0b
	0: Can only transmit when a valid link has been established 1: Can transmit regardless		
6	<b>MF Preamble Suppression</b> This bit indicates whether the PHY accepts management frames with the pre- amble suppressed.	RO	0b
	0: Management frames with preamble suppressed not accepted 1: Management frames with preamble suppressed accepted		
5	Auto-Negotiation Complete This bit indicates the status of the Auto-Negotiation process.	RO	0b
	0: Auto-Negotiation process not completed 1: Auto-Negotiation process completed		
4	<b>Remote Fault</b> This bit indicates if a remote fault condition has been detected.	RO/LH	0b
	0: No remote fault condition detected 1: Remote fault condition detected		
3	Auto-Negotiation Ability This bit indicates the PHY's Auto-Negotiation ability.	RO	1b
	0: PHY is unable to perform Auto-Negotiation 1: PHY is able to perform Auto-Negotiation		
2	Link Status This bit indicates the status of the link.	RO/LL	0b
	0: Link is down 1: Link is up		
1	Jabber Detect This bit indicates the status of the jabber condition.	RO/LH	0b
	0: No jabber condition detected 1: Jabber condition detected		
0	Extended Capability This bit indicates whether extended register capability is supported.	RO	1b
	0: Basic register set capabilities only 1: Extended register set capabilities		

# 9.2.20.3 PHY x Identification MSB Register (PHY\_ID\_MSB\_x)

Index (decimal): 2 Size: 16 bits

This read/write register contains the MSB of the Organizationally Unique Identifier (OUI) for the PHY. The LSB of the PHY OUI is contained in the PHY x Identification LSB Register (PHY\_ID\_LSB\_x).

Bits	Description	Туре	Default
15:0	<b>PHY ID</b> This field is assigned to the 3rd through 18th bits of the OUI, respectively (OUI = 00800Fh).	R/W	0007h

# 9.2.20.4 PHY x Identification LSB Register (PHY\_ID\_LSB\_x)

Index (decimal):	3	Size:	16 bits
------------------	---	-------	---------

This read/write register contains the LSB of the Organizationally Unique Identifier (OUI) for the PHY. The MSB of the PHY OUI is contained in the PHY x Identification MSB Register (PHY\_ID\_MSB\_x).

Bits	Description	Туре	Default
15:10	<b>PHY ID</b> This field is assigned to the 19th through 24th bits of the PHY OUI, respec- tively. (OUI = 00800Fh).	R/W	
9:4	<b>Model Number</b> This field contains the 6-bit manufacturer's model number of the PHY.	R/W	C140h
3:0	<b>Revision Number</b> This field contain the 4-bit manufacturer's revision number of the PHY.	R/W	

Note: The default value of the Revision Number field may vary dependent on the silicon revision number.

## 9.2.20.5 PHY x Auto-Negotiation Advertisement Register (PHY\_AN\_ADV\_x)

Index (decimal): 4 Size: 16 bits

This read/write register contains the advertised ability of the PHY and is used in the Auto-Negotiation process with the link partner.

Bits	Description	Туре	Default
15	Next Page	R/W	0b
	0 = No next page ability 1 = Next page capable		
14	RESERVED	RO	-
13	<b>Remote Fault</b> This bit determines if remote fault indication will be advertised to the link part- ner.	R/W	Ob
	0: Remote fault indication not advertised 1: Remote fault indication advertised		
12	Extended Next Page	R/W	0b
	<b>Note:</b> This bit should be written as 0.		
11	Asymmetric Pause This bit determines the advertised asymmetric pause capability.	R/W	Note 11
	0: No Asymmetric PAUSE toward link partner advertised 1: Asymmetric PAUSE toward link partner advertised		
10	Symmetric Pause This bit determines the advertised symmetric pause capability.	R/W	Note 11
	0: No Symmetric PAUSE toward link partner advertised 1: Symmetric PAUSE toward link partner advertised		
9	RESERVED	RO	-
8	<b>100BASE-X Full Duplex</b> This bit determines the advertised 100BASE-X full duplex capability.	R/W	1b
	0: 100BASE-X full duplex ability not advertised 1: 100BASE-X full duplex ability advertised		
7	<b>100BASE-X Half Duplex</b> This bit determines the advertised 100BASE-X half duplex capability.	R/W	1b
	0: 100BASE-X half duplex ability not advertised 1: 100BASE-X half duplex ability advertised		
6	<b>10BASE-T Full Duplex</b> This bit determines the advertised 10BASE-T full duplex capability.	R/W	Note 12 Table 9-14
	0: 10BASE-T full duplex ability not advertised 1: 10BASE-T full duplex ability advertised		

Bits	Description	Туре	Default
5	<ul> <li>10BASE-T Half Duplex This bit determines the advertised 10BASE-T half duplex capability.</li> <li>0: 10BASE-T half duplex ability not advertised</li> <li>1: 10BASE-T half duplex ability advertised</li> </ul>	R/W	Note 13 Table 9-15
4:0	Selector Field This field identifies the type of message being sent by Auto-Negotiation. 00001: IEEE 802.3	R/W	00001b

- **Note 11:** The default values of the Asymmetric Pause and Symmetric Pause bits are determined by the Manual Flow Control Enable Strap (manual\_FC\_strap\_1 for PHY A, manual\_FC\_strap\_2 for PHY B). When the Manual Flow Control Enable Strap is 0, the Symmetric Pause bit defaults to 1 and the Asymmetric Pause bit defaults to the setting of the Full-Duplex Flow Control Enable Strap (FD\_FC\_strap\_1 for PHY A, FD\_FC\_strap\_2 for PHY B). When the Manual Flow Control Enable Strap is 1, both bits default to 0. Refer to Section 7.0, "Configuration Straps," on page 72 for more information. In 100BASE-FX mode, the default value of these bits is 0.
- **Note 12:** The default value of this bit is determined by the logical OR of the Auto-Negotiation Enable strap (autoneg\_strap\_1 for PHY A, autoneg\_strap\_2 for PHY B) with the logical AND of the negated Speed Select strap (speed\_strap\_1 for PHY A, speed\_strap\_2 for PHY B) and the Duplex Select Strap (duplex\_strap\_1 for PHY A, duplex\_strap\_2 for PHY B). Table 9-14 defines the default behavior of this bit. Refer to Section 7.0, "Configuration Straps," on page 72 for more information. In 100BASE-FX mode, the default value of this bit is a 0.

autoneg_strap_x	speed_strap_x	duplex_strap_x	Default 10BASE-T Full Duplex (Bit 6) Value
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	х	x	1

# TABLE 9-14: 10BASE-T FULL DUPLEX ADVERTISEMENT DEFAULT VALUE

Note 13: The default value of this bit is determined by the logical OR of the Auto-Negotiation strap (autoneg\_strap\_1 for PHY A, autoneg\_strap\_2 for PHY B) and the negated Speed Select strap (speed\_strap\_1 for PHY A, speed\_strap\_2 for PHY B). Table 9-15 defines the default behavior of this bit. Refer to Section 7.0, "Configuration Straps," on page 72 for more information. In 100BASE-FX mode, the default value of this bit is a 0.

### TABLE 9-15: 10BASE-T HALF DUPLEX ADVERTISEMENT BIT DEFAULT VALUE

autoneg_strap_x	autoneg_strap_x speed_strap_x Default 10BASE-T Half Duplex (Bit 5) Value	
0	0	1
0	1	0
1	0	1
1	1	1

# 9.2.20.6 PHY x Auto-Negotiation Link Partner Base Page Ability Register (PHY\_AN\_LP\_BASE\_ABILITY\_x)

Index (decimal): 5 Size: 16 bits

This read-only register contains the advertised ability of the link partner's PHY and is used in the Auto-Negotiation process between the link partner and the PHY.

Bits	Description	Туре	Default
15	<b>Next Page</b> This bit indicates the link partner PHY page capability.	RO	0b
	0: Link partner PHY does not advertise next page capability 1: Link partner PHY advertises next page capability		
14	Acknowledge This bit indicates whether the link code word has been received from the partner.	RO	Ob
	0: Link code word not yet received from partner 1: Link code word received from partner		
13	Remote Fault This bit indicates whether a remote fault has been detected.	RO	0b
	0: No remote fault 1: Remote fault detected		
12	Extended Next Page	RO	0b
	0: Link partner PHY does not advertise extended next page capability 1: Link partner PHY advertises extended next page capability		
11	Asymmetric Pause This bit indicates the link partner PHY asymmetric pause capability.	RO	0b
	0: No Asymmetric PAUSE toward link partner 1: Asymmetric PAUSE toward link partner		
10	Pause This bit indicates the link partner PHY symmetric pause capability.	RO	Ob
	0: No Symmetric PAUSE toward link partner 1: Symmetric PAUSE toward link partner		
9	<b>100BASE-T4</b> This bit indicates the link partner PHY 100BASE-T4 capability.	RO	0b
	0: 100BASE-T4 ability not supported 1: 100BASE-T4 ability supported		
8	<b>100BASE-X Full Duplex</b> This bit indicates the link partner PHY 100BASE-X full duplex capability.	RO	0b
	0: 100BASE-X full duplex ability not supported 1: 100BASE-X full duplex ability supported		

Bits	Description	Туре	Default
7	<b>100BASE-X Half Duplex</b> This bit indicates the link partner PHY 100BASE-X half duplex capability.	RO	Ob
	0: 100BASE-X half duplex ability not supported 1: 100BASE-X half duplex ability supported		
6	<b>10BASE-T Full Duplex</b> This bit indicates the link partner PHY 10BASE-T full duplex capability.	RO	0b
	0: 10BASE-T full duplex ability not supported 1: 10BASE-T full duplex ability supported		
5	<b>10BASE-T Half Duplex</b> This bit indicates the link partner PHY 10BASE-T half duplex capability.	RO	Ob
	0: 10BASE-T half duplex ability not supported 1: 10BASE-T half duplex ability supported		
4:0	Selector Field This field identifies the type of message being sent by Auto-Negotiation.	RO	00001b
	00001: IEEE 802.3		

## 9.2.20.7 PHY x Auto-Negotiation Expansion Register (PHY\_AN\_EXP\_x)

```
Index (decimal): 6 Size: 16 bits
```

This read/write register is used in the Auto-Negotiation process between the link partner and the PHY.

Bits	Description	Туре	Default
15:7	RESERVED	RO	-
6	Receive Next Page Location Able	RO	1b
	0 = Received next page storage location is not specified by bit 6.5 1 = Received next page storage location is specified by bit 6.5		
5	Received Next Page Storage Location	RO	1b
	<ul> <li>0 = Link partner next pages are stored in the PHY x Auto-Negotiation Link Partner Base Page Ability Register (PHY_AN_LP_BASE_ABILITY_x) (PHY register 5)</li> <li>1 = Link partner next pages are stored in the PHY x Auto Negotiation Next Page RX Register (PHY_AN_NP_RX_x) (PHY register 8)</li> </ul>		
4	Parallel Detection Fault This bit indicates whether a Parallel Detection Fault has been detected.	RO/LH	0b
	0: A fault hasn't been detected via the Parallel Detection function 1: A fault has been detected via the Parallel Detection function		
3	Link Partner Next Page Able This bit indicates whether the link partner has next page ability.	RO	0b
	0: Link partner does not contain next page capability 1: Link partner contains next page capability		
2	<b>Next Page Able</b> This bit indicates whether the local device has next page ability.	RO	1b
	0: Local device does not contain next page capability 1: Local device contains next page capability		
1	Page Received This bit indicates the reception of a new page.	RO/LH	0b
	0: A new page has not been received 1: A new page has been received		
0	Link Partner Auto-Negotiation Able This bit indicates the Auto-Negotiation ability of the link partner.	RO	0b
	0: Link partner is not Auto-Negotiation able 1: Link partner is Auto-Negotiation able		

# 9.2.20.8 PHY x Auto Negotiation Next Page TX Register (PHY\_AN\_NP\_TX\_x)

Index (In Decimal): 7

Size: 16 bits

Bits	Description	Туре	Default
15	Next Page 0 = No next page ability 1 = Next page capable	R/W	0b
14	RESERVED	RO	-
13	Message Page 0 = Unformatted page 1 = Message page	R/W	1b
12	Acknowledge 2 0 = Device cannot comply with message. 1 = Device will comply with message.	R/W	0b
11	<b>Toggle</b> 0 = Previous value was HIGH. 1 = Previous value was LOW.	RO	0b
10:0	Message Code Message/Unformatted Code Field	R/W	000 0000 0001b

# 9.2.20.9 PHY x Auto Negotiation Next Page RX Register (PHY\_AN\_NP\_RX\_x)

```
Index (In Decimal): 8
```

```
Size:
```

16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15	Next Page	RO	0b
	0 = No next page ability 1 = Next page capable		
14	Acknowledge	RO	0b
	0 = Link code word not yet received from partner 1 = Link code word received from partner		
13	Message Page	RO	0b
	0 = Unformatted page 1 = Message page		
12	Acknowledge 2	RO	0b
	0 = Device cannot comply with message. 1 = Device will comply with message.		
11	Toggle	RO	0b
	0 = Previous value was HIGH. 1 = Previous value was LOW.		
10:0	Message Code Message/Unformatted Code Field	RO	000 0000 0000b

### 9.2.20.10 PHY x MMD Access Control Register (PHY\_MMD\_ACCESS)

Index (In Decimal): 13 Size: 16 bits

This register in conjunction with the PHY x MMD Access Address/Data Register (PHY\_MMD\_ADDR\_DATA) provides indirect access to the MDIO Manageable Device (MMD) registers. Refer to the MDIO Manageable Device (MMD) Registers on page 158 for additional details.

Bits	Description	Туре	Default
15:14	MMD Function This field is used to select the desired MMD function:	R/W	00b
	00 = Address 01 = Data, no post increment 10 = RESERVED 11 = RESERVED		
13:5	RESERVED	RO	-
4:0	MMD Device Address (DEVAD) This field is used to select the desired MMD device address. (3 = PCS, 7 = auto-negotiation)	R/W	0h

## 9.2.20.11 PHY x MMD Access Address/Data Register (PHY\_MMD\_ADDR\_DATA)

Index (In Decimal): 14 Size: 16 bits

This register in conjunction with the PHY x MMD Access Control Register (PHY\_MMD\_ACCESS) provides indirect access to the MDIO Manageable Device (MMD) registers. Refer to the MDIO Manageable Device (MMD) Registers on page 158 for additional details.

Bits	Description	Туре	Default
15:0	MMD Register Address/Data If the MMD Function field of the PHY x MMD Access Control Register (PHY_MMD_ACCESS) is "00", this field is used to indicate the MMD register address to read/write of the device specified in the MMD Device Address (DEVAD) field. Otherwise, this register is used to read/write data from/to the previously specified MMD address.	R/W	0000h

9.2.20.12 PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDPD\_CFG\_x)

Index (decimal): 16 Size: 16 bits

This register is used to Enable EEE functionality and control NLP pulse generation and the Auto-MDIX Crossover Time of the PHY.

Bits	Description	Туре	Default
15	<b>EDPD TX NLP Enable</b> Enables the generation of a Normal Link Pulse (NLP) with a selectable inter- val while in Energy Detect Power-Down. 0=disabled, 1=enabled.	R/W NASR Note 14	0b
	The Energy Detect Power-Down (EDPWRDOWN) bit in the PHY x Mode Control/Status Register (PHY_MODE_CONTROL_STATUS_x) needs to be set in order to enter Energy Detect Power-Down mode and the PHY needs to be in the Energy Detect Power-Down state in order for this bit to generate the NLP.		
	The EDPD TX NLP Independent Mode bit of this register also needs to be set when setting this bit.		
14:13	<b>EDPD TX NLP Interval Timer Select</b> Specifies how often a NLP is transmitted while in the Energy Detect Power- Down state.	R/W NASR Note 14	00b
	00b: 1 s 01b: 768 ms 10b: 512 ms 11b: 256 ms		
12	<b>EDPD RX Single NLP Wake Enable</b> When set, the PHY will wake upon the reception of a single Normal Link Pulse. When clear, the PHY requires two link pluses, within the interval spec- ified below, in order to wake up.	R/W NASR Note 14	Ob
	Single NLP Wake Mode is recommended when connecting to "Green" net- work devices.		
11:10	<b>EDPD RX NLP Max Interval Detect Select</b> These bits specify the maximum time between two consecutive Normal Link Pulses in order for them to be considered a valid wake up signal.	R/W NASR Note 14	00b
	00b: 64 ms 01b: 256 ms 10b: 512 ms 11b: 1 s		
9:4	RESERVED	RO	-
3	<b>EDPD TX NLP Independent Mode</b> When set, each PHY port independently detects power down for purposes of the EDPD TX NLP function (via the EDPD TX NLP Enable bit of this register). When cleared, both ports need to be in a power-down state in order to gener- ate TX NLPs during energy detect power-down.	R/W NASR Note 14	0b
	Normally set this bit when setting EDPD TX NLP Enable.		

Bits	Description	Туре	Default
2	PHY Energy Efficient Ethernet Enable (PHYEEEEN) When set, enables Energy Efficient Ethernet (EEE) operation in the PHY. When cleared, EEE operation is disabled. Refer to Section 9.2.11, "Energy Efficient Ethernet," on page 112 for addi- tional information.	R/W NASR Note 14	Note 15
1	<ul> <li>EDPD Extend Crossover</li> <li>When in Energy Detect Power-Down (EDPD) mode (Energy Detect Power-Down (EDPWRDOWN) = 1), setting this bit to 1 extends the crossover time by 2976 ms.</li> <li>0 = Crossover time extension disabled</li> <li>1 = Crossover time extension enabled (2976 ms)</li> </ul>	R/W NASR Note 14	Ob
0	Extend Manual 10/100 Auto-MDIX Crossover Time When Auto-Negotiation is disabled, setting this bit extends the Auto-MDIX crossover time by 32 sample times (32 * 62 ms = 1984 ms). This allows the link to be established with a partner PHY that has Auto-Negotiation enabled. When Auto-Negotiation is enabled, this bit has no affect. It is recommended that this bit is set when disabling AN with Auto-MDIX enabled.	R/W NASR Note 14	1b

- Note 14: Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.
- **Note 15:** The default value of this bit is a 0 if in 100BASE-FX mode, otherwise the default value of this bit is determined by the Energy Efficient Ethernet Enable Strap (EEE\_enable\_strap\_1 for PHY A, EEE\_enable\_strap\_2 for PHY B). Refer to Section 7.0, "Configuration Straps," on page 72 for more information.

### 9.2.20.13 PHY x Mode Control/Status Register (PHY\_MODE\_CONTROL\_STATUS\_x)

Index (decimal): 17 Size: 16 bits

This read/write register is used to control and monitor various PHY configuration options.

Bits	Description	Туре	Default
15:14	RESERVED	RO	-
13	Energy Detect Power-Down (EDPWRDOWN) This bit controls the Energy Detect Power-Down mode.	R/W	Ob
	0: Energy Detect Power-Down is disabled 1: Energy Detect Power-Down is enabled		
	<b>Note:</b> When in EDPD mode, the device's NLP characteristics can be modified via the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY_EDPD_CFG_x).		
12:7	RESERVED	RO	-
6	ALTINT Alternate Interrupt Mode: 0 = Primary interrupt system enabled (Default) 1 = Alternate interrupt system enabled Refer to Section 9.2.9, "PHY Interrupts," on page 109 for additional informa- tion.	R/W NASR Note 16	Ob
5:2	RESERVED	RO	-
1	Energy On (ENERGYON) Indicates whether energy is detected. This bit transitions to "0" if no valid energy is detected within 256 ms (1500 ms if auto-negotiation is enabled). It is reset to "1" by a hardware reset and by a software reset if auto-negotiation was enabled or will be enabled via strapping. Refer to Section 9.2.10.2, "Energy Detect Power-Down," on page 112 for additional information.	RO	1b
0	RESERVED	RO	-

**Note 16:** Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

### 9.2.20.14 PHY x Special Modes Register (PHY\_SPECIAL\_MODES\_x)

Index (decimal): 18 Size: 16 bits

This read/write register is used to control the special modes of the PHY.

Bits	Description		Default
15:11	RESERVED	RO	-
10	100BASE-FX Mode (FX_MODE)         This bit enables 100BASE-FX Mode         Note:       FX_MODE cannot properly be changed with this bit. This bit must always be written with its current value. Device strapping must be used to set the desired mode.	R/W NASR Note 17	Note 18
9:8	RESERVED		-
7:5	<ul> <li>PHY Mode (MODE[2:0])</li> <li>This field controls the PHY mode of operation. Refer to Table 9-16 for a definition of each mode.</li> <li>Note: This field should be written with its read value.</li> </ul>		Note 19
4:0	<b>PHY Address (PHYADD)</b> The PHY Address field determines the MMI address to which the PHY will respond and is also used for initialization of the cipher (scrambler) key. Each PHY must have a unique address. Refer to Section 9.1.1, "PHY Addressing," on page 98 for additional information.	R/W NASR Note 17	Note 20
	<b>Note:</b> No check is performed to ensure that this address is unique from the other PHY addresses (PHY A, PHY B, and Virtual PHY 0).		

- Note 17: Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.
- **Note 18:** The default value of this bit is determined by the Fiber Enable strap (fx\_mode\_strap\_1 for PHY A, fx\_mode\_strap\_2 for PHY B).
- **Note 19:** The default value of this field is determined by a combination of the configuration straps autoneg\_strap\_x, speed\_strap\_x, and duplex\_strap\_x. If the autoneg\_strap\_x is 1, then the default MODE[2:0] value is 111b. Else, the default value of this field is determined by the remaining straps. MODE[2]=0, MODE[1]=(speed\_strap\_1 for PHY A, speed\_strap\_2 for PHY B), and MODE[0]=(duplex\_strap\_1 for PHY A, duplex\_strap\_2 for PHY B). Refer to Section 7.0, "Configuration Straps," on page 72 for more information. In 100BASE-FX mode, the default value of these bits is 010b or 011b. depending on the duplex configuration strap.

Note 20: The default value of this field is determined per Section 9.1.1, "PHY Addressing," on page 98.

TABLE 9-16: N	IODE[2:0] DEFINITIONS
---------------	-----------------------

MODE[2:0]	Mode Definitions
000	10BASE-T Half Duplex. Auto-Negotiation disabled.
001	10BASE-T Full Duplex. Auto-Negotiation disabled.

© 2015 Microchip Technology Inc.

## TABLE 9-16: MODE[2:0] DEFINITIONS (CONTINUED)

MODE[2:0]	Mode Definitions		
010	100BASE-TX or 100BASE-FX Half Duplex. Auto-Negotiation disabled. CRS is active during Transmit & Receive.		
011	100BASE-TX or 100BASE-FX_Full Duplex. Auto-Negotiation disabled. CRS is active during Receive.		
100	100BASE-TX Full Duplex is advertised. Auto-Negotiation enabled. CRS is active during Receive.		
101	RESERVED		
110	Power Down mode.		
111	All capable. Auto-Negotiation enabled.		

### 9.2.20.15 PHY x TDR Patterns/Delay Control Register (PHY\_TDR\_PAT\_DELAY\_x)

```
Index (In Decimal): 24 Size: 16 bits
```

Bits	Description		Default
15	TDR Delay In 0 = Line break time is 2 ms. 1 = The device uses TDR Line Break Counter to increase the line break time before starting TDR.	R/W NASR Note 21	1b
14:12	<b>TDR Line Break Counter</b> When TDR Delay In is 1, this field specifies the increase in line break time in increments of 256 ms, up to 2 seconds.	R/W NASR Note 21	001b
11:6	<b>TDR Pattern High</b> This field specifies the data pattern sent in TDR mode for the high cycle.	R/W NASR Note 21	101110b
5:0	<b>TDR Pattern Low</b> This field specifies the data pattern sent in TDR mode for the low cycle.	R/W NASR Note 21	011101b

Note 21: Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

### 9.2.20.16 PHY x TDR Control/Status Register (PHY\_TDR\_CONTROL\_STAT\_x)

Index (In Decimal): 25

Size: 16 bits

Bits	Description	Туре	Default
15	TDR Enable 0 = TDR mode disabled 1 = TDR mode enabled Note: This bit self clears when TDR completes (TDR Channel Status goes high)	R/W NASR SC Note 22	Ob
14	TDR Analog to Digital Filter Enable 0 = TDR analog to digital filter disabled 1 = TDR analog to digital filter enabled (reduces noise spikes during TDR pulses)	R/W NASR Note 22	Ob
13:11	RESERVED	RO	-
10:9	TDR Channel Cable Type Indicates the cable type determined by the TDR test.00 = Default01 = Shorted cable condition 10 = Open cable condition 11 = Match cable condition		00b
8	<b>TDR Channel Status</b> When high, this bit indicates that the TDR operation has completed. This bit will stay high until reset or the TDR operation is restarted (TDR Enable = 1)	R/W NASR Note 22	Ob
7:0	<b>TDR Channel Length</b> This eight bit value indicates the TDR channel length during a short or open cable condition. Refer to Section 9.2.15.1, "Time Domain Reflectometry (TDR) Cable Diagnostics," on page 118 for additional information on the usage of this field.		00h
	<b>Note:</b> This field is not valid during a match cable condition. The PHY x Cable Length Register (PHY_CABLE_LEN_x) must be used to determine cable length during a non-open/short (match) condition. Refer to Section 9.2.15, "Cable Diagnostics," on page 117 for additional information.		

**Note 22:** Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

## 9.2.20.17 PHY x Symbol Error Counter Register

```
Index (In Decimal): 26 Size: 16 bits
```

Bits		Description	Туре	Default
15:0	This 100 code sy mented than one	I Error Counter (SYM_ERR_CNT) DBASE-TX receiver-based error counter increments when an invalid mbol is received, including IDLE symbols. The counter is incre- only once per packet, even when the received packet contains more e symbol error. This field counts up to 65,536 and rolls over to 0 if ented beyond its maximum value.	RO	0000h
	Note:	This register is cleared on reset, but is not cleared by reading the register. It does not increment in 10BASE-T mode.		

9.2.20.18 PHY x Special Control/Status Indication Register (PHY\_SPECIAL\_CONTROL\_STAT\_IND\_x)

Index (decimal): 27 Size: 16 bits

This read/write register is used to control various options of the PHY.

Bits	Description	Туре	Default
15	<ul> <li>Auto-MDIX Control (AMDIXCTRL) This bit is responsible for determining the source of Auto-MDIX control for Port x. When set, the Manual MDIX and Auto MDIX straps (manual_mdixstrap_1/auto_mdix_strap_1 for PHY A, manual_mdix_strap_2/auto_mdixstrap_2 for PHY B) are overridden, and Auto-MDIX functions are controlled using the AMDIXEN and AMDIXSTATE bits of this register. When cleared, Auto-MDIX functionality is controlled by the Manual MDIX and Auto MDIX straps by default. Refer to Section 7.0, "Configuration Straps," on page 72 for configuration strap definitions. </li> <li>O: Port x Auto-MDIX determined by strap inputs (Table 9-18) <ol> <li>Port x Auto-MDIX determined by bits 14 and 13</li> </ol> </li> </ul>		Ob
	Note: The values of auto_mdix_strap_1 and auto_mdix_strap_2 are indicated in the AMDIX_EN Strap State Port A and the AMDIX_EN Strap State Port B bits of the Hardware Configuration Register (HW_CFG).		
14	Auto-MDIX Enable (AMDIXEN) When the AMDIXCTRL bit of this register is set, this bit is used in conjunction with the AMDIXSTATE bit to control the Port x Auto-MDIX functionality as shown in Table 9-17.	R/W NASR Note 23	Ob
	Auto-MDIX is not appropriate and should not be enabled for 100BASE-FX mode.		
13	Auto-MDIX State (AMDIXSTATE) When the AMDIXCTRL bit of this register is set, this bit is used in conjunction with the AMDIXEN bit to control the Port x Auto-MDIX functionality as shown in Table 9-17.	R/W NASR Note 23	0b
12	RESERVED	RO	-
11	<b>SQE Test Disable (SQEOFF)</b> This bit controls the disabling of the SQE test (Heartbeat). SQE test is enabled by default.	R/W NASR Note 23	0b
	0: SQE test enabled 1: SQE test disabled		
10:6	RESERVED	RO	-
5	<b>Far End Fault Indication Enable (FEFI_EN)</b> This bit enables Far End Fault Generation and Detection. See Section 9.2.17.1, "100BASE-FX Far End Fault Indication," on page 122 for more information.	R/W	Note 24

Bits	Description	Туре	Default
4	<ul> <li>10Base-T Polarity State (XPOL) This bit shows the polarity state of the 10Base-T.</li> <li>0: Normal Polarity</li> <li>1: Reversed Polarity</li> </ul>	RO	Ob
3:0	RESERVED	RO	-

**Note 23:** Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

Note 24: The default value of this bit is a 1 if in 100BASE-FX mode, otherwise the default is a 0.

### TABLE 9-17: AUTO-MDIX ENABLE AND AUTO-MDIX STATE BIT FUNCTIONALITY

Auto-MDIX Enable	Auto-MDIX State	Mode
0	0	Manual mode, no crossover
0	1	Manual mode, crossover
1	0	Auto-MDIX mode
1	1	RESERVED (do not use this state)

### TABLE 9-18: MDIX STRAP FUNCTIONALITY

auto_mdix_strap_x	manual_mdix_strap_x	Mode
0	0 0 Manual mode, no crossover	
0	1	Manual mode, crossover
1	Х	Auto-MDIX mode

## 9.2.20.19 PHY x Cable Length Register (PHY\_CABLE\_LEN\_x)

```
Index (In Decimal): 28 Size: 16 bits
```

Bits		Description	Туре	Default
15:12	Cable Length (CBLN) This four bit value indicates the cable length. Refer to Section 9.2.15.2, "Matched Cable Diagnostics," on page 120 for additional information on the usage of this field.		RO	0000b
	Note:	This field indicates cable length for 100BASE-TX linked devices that do not have an open/short on the cable. To determine the open/short status of the cable, the PHY x TDR Patterns/Delay Control Register (PHY_TDR_PAT_DELAY_x) and PHY x TDR Control/Status Register (PHY_TDR_CONTROL_STAT_x) must be used. Cable length is not supported for 10BASE-T links. Refer to Section 9.2.15, "Cable Diagnostics," on page 117 for additional information.		
11:0	RESER	VED - Write as 100000000000b, ignore on read	R/W	-

### 9.2.20.20 PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x)

Index (decimal): 29 Size:

16 bits

This read-only register is used to determine to source of various PHY interrupts. All interrupt source bits in this register are read-only and latch high upon detection of the corresponding interrupt (if enabled). A read of this register clears the interrupts. These interrupts are enabled or masked via the PHY x Interrupt Mask Register (PHY\_INTER-RUPT\_MASK\_x).

Bits	Description	Туре	Default
15:9	RESERVED	RO	-
9	<b>INT9</b> This interrupt source bit indicates a Link Up (link status asserted).	RO/LH	0b
	0: Not source of interrupt 1: Link Up (link status asserted)		
8	INT8	RO/LH	0b
	0: Not source of interrupt 1: Wake on LAN (WoL) event detected		
7	<b>INT7</b> This interrupt source bit indicates when the Energy On (ENERGYON) bit of the PHY x Mode Control/Status Register (PHY_MODE_CONTROL_STA-TUS_x) has been set.	RO/LH	Ob
	0: Not source of interrupt 1: ENERGYON generated		
6	<b>INT6</b> This interrupt source bit indicates Auto-Negotiation is complete.	RO/LH	0b
	0: Not source of interrupt 1: Auto-Negotiation complete		
5	<b>INT5</b> This interrupt source bit indicates a remote fault has been detected.	RO/LH	0b
	0: Not source of interrupt 1: Remote fault detected		
4	<b>INT4</b> This interrupt source bit indicates a Link Down (link status negated).	RO/LH	0b
	0: Not source of interrupt 1: Link Down (link status negated)		
3	<b>INT3</b> This interrupt source bit indicates an Auto-Negotiation LP acknowledge.	RO/LH	Ob
	0: Not source of interrupt 1: Auto-Negotiation LP acknowledge		

Bits	Description	Туре	Default
2	<b>INT2</b> This interrupt source bit indicates a Parallel Detection fault.	RO/LH	Ob
	0: Not source of interrupt 1: Parallel Detection fault		
1	<b>INT1</b> This interrupt source bit indicates an Auto-Negotiation page received.	RO/LH	Ob
	0: Not source of interrupt 1: Auto-Negotiation page received		
0	RESERVED	RO	-

### 9.2.20.21 PHY x Interrupt Mask Register (PHY\_INTERRUPT\_MASK\_x)

```
Index (decimal): 30 Size: 16 bits
```

This read/write register is used to enable or mask the various PHY interrupts and is used in conjunction with the PHY x Interrupt Source Flags Register (PHY\_INTERRUPT\_SOURCE\_x).

Bits	Description	Туре	Default
15:10	RESERVED	RO	-
9	<b>INT9_MASK</b> This interrupt mask bit enables/masks the Link Up (link status asserted) inter- rupt.	R/W	0b
	0: Interrupt source is masked 1: Interrupt source is enabled		
8	INT8_MASK This interrupt mask bit enables/masks the WoL interrupt.	R/W	0b
	0: Interrupt source is masked 1: Interrupt source is enabled		
7	<b>INT7_MASK</b> This interrupt mask bit enables/masks the ENERGYON interrupt.	R/W	0b
	0: Interrupt source is masked 1: Interrupt source is enabled		
6	<b>INT6_MASK</b> This interrupt mask bit enables/masks the Auto-Negotiation interrupt.	R/W	0b
	0: Interrupt source is masked 1: Interrupt source is enabled		
5	<b>INT5_MASK</b> This interrupt mask bit enables/masks the remote fault interrupt.	R/W	Ob
	0: Interrupt source is masked 1: Interrupt source is enabled		
4	<b>INT4_MASK</b> This interrupt mask bit enables/masks the Link Down (link status negated) interrupt.	R/W	0b
	0: Interrupt source is masked 1: Interrupt source is enabled		
3	<b>INT3_MASK</b> This interrupt mask bit enables/masks the Auto-Negotiation LP acknowledge interrupt.	R/W	Ob
	0: Interrupt source is masked 1: Interrupt source is enabled		

© 2015 Microchip Technology Inc.

Bits	Description	Туре	Default
2	<b>INT2_MASK</b> This interrupt mask bit enables/masks the Parallel Detection fault interrupt.	R/W	0b
	0: Interrupt source is masked 1: Interrupt source is enabled		
1	<b>INT1_MASK</b> This interrupt mask bit enables/masks the Auto-Negotiation page received interrupt.	R/W	0b
	0: Interrupt source is masked 1: Interrupt source is enabled		
0	RESERVED	RO	-

## 9.2.20.22 PHY x Special Control/Status Register (PHY\_SPECIAL\_CONTROL\_STATUS\_x)

```
Index (decimal): 31 Size: 16 bits
```

This read/write register is used to control and monitor various options of the PHY.

Bits		Description	Туре	Default
15:13	RESERVED	RO	-	
12	Autodone This bit indica 0: Auto-Nego	RO	Ob	
11:5	-	otiation is completed - Write as 0000010b, ignore on read	R/W	0000010b
4:2		cates the current PHY speed configuration.	RO	XXXb
	<b>STATE</b> 000	DESCRIPTION		
	001	10BASE-T Half-duplex		
	010	100BASE-TX Half-duplex		
	011	RESERVED		
	100	RESERVED		
	101	10BASE-T Full-duplex		
	110	100BASE-TX Full-duplex		
	111	RESERVED		
1:0	RESERVED		RO	0b

### MDIO Manageable Device (MMD) Registers

The device MMD registers adhere to the *IEEE 802.3-2008 45.2 MDIO Interface Registers* specification. The MMD registers are not memory mapped. These registers are accessed indirectly via the PHY x MMD Access Control Register (PHY\_MMD\_ACCESS) and PHY x MMD Access Address/Data Register (PHY\_MMD\_ADDR\_DATA). The supported MMD device addresses are 3 (PCS), 7 (Auto-Negotiation), and 30 (Vendor Specific). Table 9-19, "MMD Registers" details the supported registers within each MMD device.

### TABLE 9-19: MMD REGISTERS

MMD DEVICE ADDRESS (IN DECIMAL)	INDEX (IN DECIMAL)	REGISTER NAME
	0	PHY x PCS Control 1 Register (PHY_PCS_CTL1_x)
	1	PHY x PCS Status 1 Register (PHY_PCS_STAT1_x)
	5	PHY x PCS MMD Devices Present 1 Register (PHY_PCS_MMD_PRE- SENT1_x)
	6	PHY x PCS MMD Devices Present 2 Register (PHY_PCS_MMD_PRE- SENT2_x)
	20	PHY x EEE Capability Register (PHY_EEE_CAP_x)
	22	PHY x EEE Wake Error Register (PHY_EEE_WAKE_ERR_x)
	32784	PHY x Wakeup Control and Status Register (PHY_WUCSR_x)
	32785	PHY x Wakeup Filter Configuration Register A (PHY_WUF_CFGA_x)
	32786	PHY x Wakeup Filter Configuration Register B (PHY_WUF_CFGB_x)
3 (PCS)	32801	
	32802	
	32803	
	32804	RHV x Wakeup Eilter Pyte Maak Registers (RHV, WILE, MASK, x)
	32805	PHY x Wakeup Filter Byte Mask Registers (PHY_WUF_MASK_x)
	32806	
	32807	
	32808	
	32865	PHY x MAC Receive Address A Register (PHY_RX_ADDRA_x)
	32866	PHY x MAC Receive Address B Register (PHY_RX_ADDRB_x)
	32867	PHY x MAC Receive Address C Register (PHY_RX_ADDRC_x)
	5	PHY x Auto-Negotiation MMD Devices Present 1 Register (PHY_AN_MMD_PRESENT1_x)
7 (Auto Nagotistian)	6	PHY x Auto-Negotiation MMD Devices Present 2 Register (PHY_AN_MMD_PRESENT2_x)
(Auto-Negotiation)	60	PHY x EEE Advertisement Register (PHY_EEE_ADV_x)
	61	PHY x EEE Link Partner Advertisement Register (PHY_EEE_LP_AD-V_x)

### TABLE 9-19: MMD REGISTERS (CONTINUED)

MMD DEVICE ADDRESS (IN DECIMAL)	INDEX (IN DECIMAL)	REGISTER NAME
	2	PHY x Vendor Specific MMD 1 Device ID 1 Register (PHY_VEND_SPEC_MMD1_DEVID1_x)
	3	PHY x Vendor Specific MMD 1 Device ID 2 Register (PHY_VEND_SPEC_MMD1_DEVID2_x)
	5	PHY x Vendor Specific MMD 1 Devices Present 1 Register (PHY_VEND_SPEC_MMD1_PRESENT1_x)
30 (Vendor Specific)	6	PHY x Vendor Specific MMD 1 Devices Present 2 Register (PHY_VEND_SPEC_MMD1_PRESENT2_x)
	8	PHY x Vendor Specific MMD 1 Status Register (PHY_VEND_SPEC_MMD1_STAT_x)
	14	PHY x Vendor Specific MMD 1 Package ID 1 Register (PHY_VEND_SPEC_MMD1_PKG_ID1_x)
	15	PHY x Vendor Specific MMD 1 package ID 2 Register (PHY_VEND_SPEC_MMD1_PKG_ID2_x)

To read or write an MMD register, the following procedure must be observed:

- 1. Write the PHY x MMD Access Control Register (PHY\_MMD\_ACCESS) with 00b (address) for the MMD Function field and the desired MMD device (3 for PCS, 7 for Auto-Negotiation) for the MMD Device Address (DEVAD) field.
- 2. Write the PHY x MMD Access Address/Data Register (PHY\_MMD\_ADDR\_DATA) with the 16-bit address of the desired MMD register to read/write within the previously selected MMD device (PCS or Auto-Negotiation).
- 3. Write the PHY x MMD Access Control Register (PHY\_MMD\_ACCESS) with 01b (data) for the MMD Function field and choose the previously selected MMD device (3 for PCS, 7 for Auto-Negotiation) for the MMD Device Address (DEVAD) field.
- 4. If reading, read the PHY x MMD Access Address/Data Register (PHY\_MMD\_ADDR\_DATA), which contains the selected MMD register contents. If writing, write the PHY x MMD Access Address/Data Register (PHY\_M-MD\_ADDR\_DATA) with the register contents intended for the previously selected MMD register.

Unless otherwise specified, reserved fields must be written with zeros if the register is written.

## 9.2.20.23 PHY x PCS Control 1 Register (PHY\_PCS\_CTL1\_x)

Index (In Decimal): 3.0 Size: 16 bits

Bits	Description		Default
15:11	RESERVED	RO	-
10	Clock Stop Enable	R/W	0b
	0 = The PHY cannot stop the clock during Low Power Idle (LPI) 1 = The PHY may stop the clock during LPI		
	<b>Note:</b> This bit has no affect since the device does not support this mode.		
9:0	RESERVED	RO	-

## 9.2.20.24 PHY x PCS Status 1 Register (PHY\_PCS\_STAT1\_x)

Index (In Decimal): 3.1

Size:

16 bits

Bits	Description	Туре	Default
15:12	RESERVED	RO	-
11	TX LPI Received	RO/LH	0b
	0 = TX PCS has not received LPI 1 = TX PCS has received LPI		
10	RX LPI Received	RO/LH	0b
	0 = RX PCS has not received LPI 1 = RX PCS has received LPI		
9	TX LPI Indication	RO	0b
	0 = TX PCS is not currently receiving LPI 1 = TX PCS is currently receiving LPI		
8	RX LPI Indication	RO	0b
	0 = RX PCS is not currently receiving LPI 1 = RX PCS is currently receiving LPI		
7	RESERVED	RO	-
6	Clock Stop Capable	RO	0b
	0 = The MAC cannot stop the clock during Low Power Idle (LPI) 1 = The MAC may stop the clock during LPI		
	Note: The device does not support this mode.		
5:0	RESERVED	RO	-

## 9.2.20.25 PHY x PCS MMD Devices Present 1 Register (PHY\_PCS\_MMD\_PRESENT1\_x)

Index (In Decimal): 3.5

Size: 16 bits

Bits	Description	Туре	Default
15:8	RESERVED	RO	-
7	Auto-Negotiation Present	RO	1b
	0 = Auto-negotiation not present in package 1 = Auto-negotiation present in package		
6	TC Present	RO	0b
	0 = TC not present in package 1 = TC present in package		
5	DTE XS Present	RO	0b
	0 = DTE XS not present in package 1 = DTE XS present in package		
4	PHY XS Present	RO	0b
	0 = PHY XS not present in package 1 = PHY XS present in package		
3	PCS Present	RO	1b
	0 = PCS not present in package 1 = PCS present in package		
2	WIS Present	RO	0b
	0 = WIS not present in package 1 = WIS present in package		
1	PMD/PMA Present	RO	0b
	0 = PMD/PMA not present in package 1 = PMD/PMA present in package		
0	Clause 22 Registers Present	RO	0b
	0 = Clause 22 registers not present in package 1 = Clause 22 registers present in package		

RO

RO

0b

-

9.2.20.26 PHY x PCS MMD Devices Present 2 Register (PHY\_PCS\_MMD\_PRESENT2\_x)

```
Index (In Decimal): 3.6 Size: 16 bits
```

**Clause 22 Extension Present** 

RESERVED

0 = Clause 22 extension not present in package 1 = Clause 22 extension present in package

13

12:0

Bits	Description	Туре	Default
15	Vendor Specific Device 2 Present	RO	0b
	0 = Vendor specific device 2 not present in package 1 = Vendor specific device 2 present in package		
14	Vendor Specific Device 1 Present	RO	1b
	0 = Vendor specific device 1 not present in package 1 = Vendor specific device 1 present in package		

### 9.2.20.27 PHY x EEE Capability Register (PHY\_EEE\_CAP\_x)

Index (In Decimal): 3.20

Size:

16 bits

Bits	Description	Туре	Default
15:7	RESERVED	RO	-
6	10GBASE-KR EEE	RO	0b
	0 = EEE is not supported for 10GBASE-KR 1 = EEE is supported for 10GBASE-KR		
	<b>Note:</b> The device does not support this mode.		
5	10GBASE-KX4 EEE	RO	0b
	0 = EEE is not supported for 10GBASE-KX4 1 = EEE is supported for 10GBASE-KX4		
	<b>Note:</b> The device does not support this mode.		
4	10GBASE-KX EEE	RO	0b
	0 = EEE is not supported for 10GBASE-KX 1 = EEE is supported for 10GBASE-KX		
	<b>Note:</b> The device does not support this mode.		
3	10GBASE-T EEE	RO	0b
	0 = EEE is not supported for 10GBASE-T 1 = EEE is supported for 10GBASE-T		
	<b>Note:</b> The device does not support this mode.		
2	1000BASE-T EEE	RO	0b
	0 = EEE is not supported for 1000BASE-T 1 = EEE is supported for 1000BASE-T		
	<b>Note:</b> The device does not support this mode.		
1	100BASE-TX EEE	RO	Note 25
	0 = EEE is not supported for 100BASE-TX 1 = EEE is supported for 100BASE-TX		
0	RESERVED	RO	-

Note 25: The default value of this field is determined by the value of the PHY Energy Efficient Ethernet Enable (PHY-EEEEN) of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDPD\_CFG\_x) on page 142. If PHY Energy Efficient Ethernet Enable (PHYEEEEN) is 0b, this field is 0b and 100BASE-TX EEE capability is not supported. If PHY Energy Efficient Ethernet Enable (PHYEEEEN) is 1b, then this field is 1b and 100BASE-TX EEE capability is supported.

## 9.2.20.28 PHY x EEE Wake Error Register (PHY\_EEE\_WAKE\_ERR\_x)

Index (In Decimal): 3.22 Size: 16 bits

Bits	Description	Туре	Default
15:0	<b>EEE Wake Error Counter</b> This counter is cleared to zeros on read and is held to all ones on overflow.	RO/RC	0000h

### 9.2.20.29 PHY x Wakeup Control and Status Register (PHY\_WUCSR\_x)

Index (In Decimal): 3.32784

Size:

16 bits

Bits	Description	Туре	Default
15:9	RESERVED	RO	-
8	<ul> <li>WoL Configured This bit may be set by software after the WoL registers are configured. This sticky bit (and all other WoL related register bits) is reset only via a power cycle or a pin reset, allowing software to skip programming of the WoL registers in response to a WoL event.</li> <li>Note: Refer to Section 9.2.12, "Wake on LAN (WoL)," on page 113 for</li> </ul>	R/W/ NASR Note 26	Ob
	additional information.		
7	<b>Perfect DA Frame Received (PFDA_FR)</b> The MAC sets this bit upon receiving a valid frame with a destination address that matches the physical address.	R/WC/ NASR Note 26	0b
6	Remote Wakeup Frame Received (WUFR) The MAC sets this bit upon receiving a valid remote Wakeup Frame.	R/WC/ NASR Note 26	0b
5	Magic Packet Received (MPR) The MAC sets this bit upon receiving a valid Magic Packet.	R/WC/ NASR Note 26	0b
4	<b>Broadcast Frame Received (BCAST_FR)</b> The MAC Sets this bit upon receiving a valid broadcast frame.	R/WC/ NASR Note 26	0b
3	Perfect DA Wakeup Enable (PFDA_EN) When set, remote wakeup mode is enabled and the MAC is capable of wak- ing up on receipt of a frame with a destination address that matches the physical address of the device. The physical address is stored in the PHY x MAC Receive Address A Register (PHY_RX_ADDRA_x), PHY x MAC Receive Address B Register (PHY_RX_ADDRB_x) and PHY x MAC Receive Address C Register (PHY_RX_ADDRC_x).	R/W/ NASR Note 26	Ob
2	Wakeup Frame Enable (WUEN) When set, remote wakeup mode is enabled and the MAC is capable of detecting Wakeup Frames as programmed in the Wakeup Filter.	R/W/ NASR Note 26	0b
1	Magic Packet Enable (MPEN) When set, Magic Packet wakeup mode is enabled.	R/W/ NASR Note 26	0b
0	<b>Broadcast Wakeup Enable (BCST_EN)</b> When set, remote wakeup mode is enabled and the MAC is capable of wak- ing up from a broadcast frame.	R/W/ NASR Note 26	0b

**Note 26:** Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

### 9.2.20.30 PHY x Wakeup Filter Configuration Register A (PHY\_WUF\_CFGA\_x)

Index (In Decimal): 3.32785

Size:

16 bits

Bits	Description	Туре	Default
15	Filter Enable 0 = Filter disabled 1 = Filter enabled	R/W/ NASR Note 27	Ob
14	Filter Triggered 0 = Filter not triggered 1 = Filter triggered	R/WC/ NASR Note 27	Ob
13:11	RESERVED	RO	-
10	Address Match Enable When set, the destination address must match the programmed address. When cleared, any unicast packet is accepted. Refer to Section 9.2.12.4, "Wakeup Frame Detection," on page 114 for additional information.	R/W/ NASR Note 27	Ob
9	Filter Any Multicast Enable When set, any multicast packet other than a broadcast will cause an address match. Refer to Section 9.2.12.4, "Wakeup Frame Detection," on page 114 for additional information. Note: This bit has priority over bit 10 of this register.	R/W/ NASR Note 27	Ob
8	Filter Broadcast Enable When set, any broadcast frame will cause an address match. Refer to Sec- tion 9.2.12.4, "Wakeup Frame Detection," on page 114 for additional informa- tion.	R/W/ NASR Note 27	Ob
<u> </u>			
7:0	<b>Filter Pattern Offset</b> Specifies the offset of the first byte in the frame on which CRC checking begins for Wakeup Frame recognition. Offset 0 is the first byte of the incom- ing frame's destination address.	R/W/ NASR Note 27	00h

**Note 27:** Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

### 9.2.20.31 PHY x Wakeup Filter Configuration Register B (PHY\_WUF\_CFGB\_x)

Index (In Decimal): 3.32786 Size: 16 bits

Bits	Description	Туре	Default
15:0	<b>Filter CRC-16</b> This field specifies the expected 16-bit CRC value for the filter that should be obtained by using the pattern offset and the byte mask programmed for the filter. This value is compared against the CRC calculated on the incoming frame, and a match indicates the reception of a Wakeup Frame.	R/W/ NASR Note 28	0000h

Note 28: Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

### 9.2.20.32 PHY x Wakeup Filter Byte Mask Registers (PHY\_WUF\_MASK\_x)

Index (In Decimal): 3.32801 Size: 16 bits

Bits	Description	Туре	Default
15:0	Wakeup Filter Byte Mask [127:112]	R/W/ NASR Note 29	0000h

Index (In Decimal): 3.32802 Size:

 
 Bits
 Description
 Type
 Default

 15:0
 Wakeup Filter Byte Mask [111:96]
 R/W/ NASR Note 29
 0000h

Index (In Decimal): 3.32803

Size:

16 bits

16 bits

Bits	Description	Туре	Default
15:0	Wakeup Filter Byte Mask [95:80]	R/W/ NASR Note 29	0000h

Index (In Decimal): 3.32804 Size: 16 bits

Bits	Description	Туре	Default
15:0	Wakeup Filter Byte Mask [79:64]	R/W/ NASR Note 29	0000h

<sup>© 2015</sup> Microchip Technology Inc.

Index (In Decimal): 3.32805 Size:

Bits	Description	Туре	Default
15:0	Wakeup Filter Byte Mask [63:48]	R/W/ NASR Note 29	0000h

Index (In Decimal): 3.32806 Size: 16 bits

Bits	Description	Туре	Default
15:0	Wakeup Filter Byte Mask [47:32]	R/W/ NASR Note 29	0000h

Index (In Decimal): 3.32807 Size:

16 bits

16 bits

Bits	Description	Туре	Default
15:0	Wakeup Filter Byte Mask [31:16]	R/W/ NASR Note 29	0000h

Index (In Decimal): 3.32808 Size: 16 bits

Bits	Description	Туре	Default
15:0	Wakeup Filter Byte Mask [15:0]	R/W/ NASR Note 29	0000h

**Note 29:** Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

### 9.2.20.33 PHY x MAC Receive Address A Register (PHY\_RX\_ADDRA\_x)

Index (In Decimal): 3.32865 Size: 16 bits

Bits	Description	Туре	Default
15:0	Physical Address [47:32]	R/W/ NASR Note 30	FFFFh

**Note 30:** Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

### 9.2.20.34 PHY x MAC Receive Address B Register (PHY\_RX\_ADDRB\_x)

Index (In Decimal): 3.32866 Size: 16 bits

Bits	Description	Туре	Default
15:0	Physical Address [31:16]	R/W/ NASR Note 31	FFFFh

Note 31: Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

### 9.2.20.35 PHY x MAC Receive Address C Register (PHY\_RX\_ADDRC\_x)

Index (In Decimal): 3.32867 Size: 16 bits

Bits	Description	Туре	Default
15:0	Physical Address [15:0]	R/W/ NASR Note 32	FFFFh

**Note 32:** Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Soft Reset (PHY\_SRST) bit of the PHY x Basic Control Register (PHY\_BASIC\_CONTROL\_x) is set.

9.2.20.36 PHY x Auto-Negotiation MMD Devices Present 1 Register (PHY\_AN\_MMD\_PRESENT1\_x)

Index (In Decimal): 7.5

Size:

Bits	Description	Туре	Default
15:8	RESERVED	RO	-
7	Auto-Negotiation Present	RO	1b
	0 = Auto-negotiation not present in package 1 = Auto-negotiation present in package		
6	TC Present	RO	0b
	0 = TC not present in package 1 = TC present in package		
5	DTE XS Present	RO	0b
	0 = DTE XS not present in package 1 = DTE XS present in package		
4	PHY XS Present	RO	0b
	0 = PHY XS not present in package 1 = PHY XS present in package		
3	PCS Present	RO	1b
	0 = PCS not present in package 1 = PCS present in package		
2	WIS Present	RO	0b
	0 = WIS not present in package 1 = WIS present in package		
1	PMD/PMA Present	RO	0b
	0 = PMD/PMA not present in package 1 = PMD/PMA present in package		
0	Clause 22 Registers Present	RO	0b
	0 = Clause 22 registers not present in package 1 = Clause 22 registers present in package		

9.2.20.37 PHY x Auto-Negotiation MMD Devices Present 2 Register (PHY\_AN\_MMD\_PRESENT2\_x)

Index (In Decimal): 7.6 Size:

.

16 bits

Bits Description Default Туре Vendor Specific Device 2 Present 15 RO 0b 0 = Vendor specific device 2 not present in package 1 = Vendor specific device 2 present in package 14 Vendor Specific Device 1 Present RO 1b 0 = Vendor specific device 1 not present in package 1 = Vendor specific device 1 present in package 13 **Clause 22 Extension Present** RO 0b 0 = Clause 22 extension not present in package 1 = Clause 22 extension present in package 12:0 RESERVED RO -

### 9.2.20.38 PHY x EEE Advertisement Register (PHY\_EEE\_ADV\_x)

Index (In Decimal): 7.60 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:2	RESERVED	RO	-
1	100BASE-TX EEE	Note 33	Note 34
	0 = Do not advertise EEE capability for 100BASE-TX. 1 = Advertise EEE capability for 100BASE-TX.		
0	RESERVED	RO	-

Note 33: This bit is read/write (R/W). However, the user must not set this bit if EEE is disabled.

Note 34: The default value of this field is determined by the value of the PHY Energy Efficient Ethernet Enable (PHY-EEEEN) of the PHY x EDPD NLP / Crossover Time / EEE Configuration Register (PHY\_EDPD\_CFG\_x) on page 142. If PHY Energy Efficient Ethernet Enable (PHYEEEEN) is 0b, this field is 0b and 100BASE-TX EEE capability is not advertised. If PHY Energy Efficient Ethernet Enable (PHYEEEEN) is 1b, then this field is 1b and 100BASE-TX EEE capability is advertised.

## 9.2.20.39 PHY x EEE Link Partner Advertisement Register (PHY\_EEE\_LP\_ADV\_x)

Index (In Decimal): 7.61 Size: 16 bits

BITS	DESCRIPTION	TYPE	DEFAULT
15:7	RESERVED	RO	-
6	10GBASE-KR EEE	RO	0b
	0 = Link partner does not advertise EEE capability for 10GBASE-KR. 1 = Link partner advertises EEE capability for 10GBASE-KR.		
	Note: This device does not support this mode.		
5	10GBASE-KX4 EEE	RO	0b
	0 = Link partner does not advertise EEE capability for 10GBASE-KX4. 1 = Link partner advertises EEE capability for 10GBASE-KX4.		
	Note: This device does not support this mode.		
4	10GBASE-KX EEE	RO	0b
	0 = Link partner does not advertise EEE capability for 10GBASE-KX. 1 = Link partner advertises EEE capability for 10GBASE-KX.		
	Note: This device does not support this mode.		
3	10GBASE-T EEE	RO	0b
	0 = Link partner does not advertise EEE capability for 10GBASE-T. 1 = Link partner advertises EEE capability for 10GBASE-T.		
	Note: This device does not support this mode.		
2	1000BASE-T EEE	RO	0b
	0 = Link partner does not advertise EEE capability for 1000BASE-T. 1 = Link partner advertises EEE capability for 1000BASE-T.		
	Note: This device does not support this mode.		
1	100BASE-TX EEE	RO	0b
	0 = Link partner does not advertise EEE capability for 100BASE-TX. 1 = Link partner advertises EEE capability for 100BASE-TX.		
0	RESERVED	RO	-

9.2.20.40 PHY x Vendor Specific MMD 1 Device ID 1 Register (PHY\_VEND\_SPEC\_MMD1\_DEVID1\_x)

Index (In Decimal): 30.2 Size: 16 bits

Bits	Description	Туре	Default
15:0	RESERVED	RO	0000h

9.2.20.41 PHY x Vendor Specific MMD 1 Device ID 2 Register (PHY\_VEND\_SPEC\_MMD1\_DEVID2\_x)

Index (In Decimal): 30.3 Size:

:

16 bits

BitsDescriptionTypeDefault15:0RESERVEDRO0000h

### 9.2.20.42 PHY x Vendor Specific MMD 1 Devices Present 1 Register (PHY\_VEND\_SPEC\_MMD1\_PRESENT1\_x)

Index (In Decimal): 30.5 Size: 16 bits

Bits	Description	Туре	Default
15:8	RESERVED	RO	-
7	Auto-Negotiation Present	RO	1b
	0 = Auto-negotiation not present in package 1 = Auto-negotiation present in package		
6	TC Present	RO	0b
	0 = TC not present in package 1 = TC present in package		
5	DTE XS Present	RO	0b
	0 = DTE XS not present in package 1 = DTE XS present in package		
4	PHY XS Present	RO	0b
	0 = PHY XS not present in package 1 = PHY XS present in package		
3	PCS Present	RO	1b
	0 = PCS not present in package 1 = PCS present in package		
2	WIS Present	RO	0b
	0 = WIS not present in package 1 = WIS present in package		
1	PMD/PMA Present	RO	0b
	0 = PMD/PMA not present in package 1 = PMD/PMA present in package		
0	Clause 22 Registers Present	RO	0b
	0 = Clause 22 registers not present in package 1 = Clause 22 registers present in package		

### 9.2.20.43 PHY x Vendor Specific MMD 1 Devices Present 2 Register (PHY\_VEND\_SPEC\_MMD1\_PRESENT2\_x)

Index (In Decimal): 30.6 Size: 16 bits

Bits	Description	Туре	Default
15	Vendor Specific Device 2 Present	RO	0b
	0 = Vendor specific device 2 not present in package 1 = Vendor specific device 2 present in package		
14	Vendor Specific Device 1 Present	RO	1b
	0 = Vendor specific device 1 not present in package 1 = Vendor specific device 1 present in package		
13	Clause 22 Extension Present	RO	0b
	0 = Clause 22 extension not present in package 1 = Clause 22 extension present in package		
12:0	RESERVED	RO	-

9.2.20.44 PHY x Vendor Specific MMD 1 Status Register (PHY\_VEND\_SPEC\_MMD1\_STAT\_x)

Index (In Decimal): 30.8

Bits	Description	Туре	Default
15:14	Device Present	RO	10b
	00 = No device responding at this address 01 = No device responding at this address 10 = Device responding at this address 11 = No device responding at this address		
13:0	RESERVED	RO	-

### 9.2.20.45 PHY x Vendor Specific MMD 1 Package ID 1 Register (PHY\_VEND\_SPEC\_MMD1\_PKG\_ID1\_x)

Index (In Decimal): 30.14 Size: 16 bits

Bits	Description	Туре	Default
15:0	RESERVED	RO	0000h

### 9.2.20.46 PHY x Vendor Specific MMD 1 package ID 2 Register (PHY\_VEND\_SPEC\_MMD1\_PKG\_ID2\_x)

Index (In Decimal): 30.15 Size: 16 bits

Bits	Description	Туре	Default
15:0	RESERVED	RO	0000h

## 9.3 Virtual PHYs 0 and 1

The Virtual PHY provides a basic MII management interface (MDIO) per EEE 802.3 (clause 22) so that a MAC with an unmodified driver can be supported as if it was attached to a single port PHY. This functionality is designed to allow easy and quick integration of the device into designs with minimal driver modifications. The Virtual PHY provides a full bank of registers which comply with the IEEE 802.3 specification. This enables the Virtual PHY to provide various status and control bits similar to those provided by a real PHY. These include the output of speed selection, duplex, loopback, isolate, collision test, and Auto-Negotiation status. For a list of all Virtual PHY registers and related bit descriptions, refer to Section 9.3.5, "Virtual PHY Registers," on page 189.

Depending on the configuration, one or two virtual PHYs are active.

**Note:** Because Virtual PHYs 0 and 1 are functionally identical, this section will describe them as the "Virtual PHY x", or simply "VPHY". Wherever a lowercase "x" has been appended to a port or signal name, it can be replaced with "0" or "1" to indicate the VPHY 0 or VPHY 1 respectively.

### 9.3.1 VIRTUAL PHY AUTO-NEGOTIATION

The purpose of the Auto-Negotiation function is to automatically configure the Virtual PHY to the optimum link parameters based on the capabilities of its link partner. Because the Virtual PHY has no actual link partner, the Auto-Negotiation process is emulated with deterministic results.

Auto-Negotiation is enabled by setting the Auto-Negotiation (VPHY\_AN) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) and is restarted by the occurrence of any of the following events:

- Power-On Reset (POR)
- Hardware reset (RST#)
- PHY Software reset (via the Virtual PHY 0 Reset (VPHY\_0\_RST) or Virtual PHY 1 Reset (VPHY\_1\_RST) bits of the Reset Control Register (RESET\_CTL) or the Reset (VPHY\_RST) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x))
- Setting the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x), Restart Auto-Negotiation (VPHY\_RST\_AN) bit high
- Digital Reset (via the Digital Reset (DIGITAL\_RST) bit of the Reset Control Register (RESET\_CTL))
- Issuing an EEPROM Loader RELOAD command (Section 12.4, "EEPROM Loader," on page 357)

Note: Auto-Negotiation is also restarted after the EEPROM Loader updates the straps.

The emulated Auto-Negotiation process is much simpler than the real process and can be categorized into three steps:

- 1. The Auto-Negotiation Complete bit is set in the Port x Virtual PHY Basic Status Register (VPHY\_BASIC\_STA-TUS\_x).
- 2. The Page Received bit is set in the Port x Virtual PHY Auto-Negotiation Expansion Register (VPHY\_AN\_EXP\_x).
- 3. The Auto-Negotiation result (speed, duplex and pause) is determined and registered.

The Auto-Negotiation result (speed and duplex) is determined using the Highest Common Denominator (HCD) of the Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x) and Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY\_AN\_LP\_BASE\_ABILITY\_x) as specified in the IEEE 802.3 standard. The technology ability bits of these registers are ANDed, and if there are multiple bits in common, the priority is determined as follows:

- 100Mbps Full Duplex (highest priority)
- 100Mbps Half Duplex
- 10Mbps Full Duplex
- 10Mbps Half Duplex (lowest priority)

For example, if the full capabilities of the Virtual PHY are advertised (100Mbps, Full Duplex), and if the link partner is capable of 10Mbps and 100Mbps, then Auto-Negotiation selects 100Mbps as the highest performance mode. If the link partner is capable of half and full-duplex modes, then Auto-Negotiation selects full-duplex as the highest performance operation. In the event that there are no bits in common, an emulated Parallel Detection is used.

The Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x) defaults to having all four ability bits set. These values can be reconfigured via software. Once the Auto-Negotiation is complete, any change to the Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x) only takes affect when the Auto-Negotiation process is re-run.

© 2015 Microchip Technology Inc.

The emulated link partner default advertised abilities in the Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY\_AN\_LP\_BASE\_ABILITY\_x) are dependent on the duplex\_strap\_x (duplex\_strap\_0 for Virtual PHY 0, duplex\_strap\_1 for Virtual PHY 1) and speed\_strap\_x (speed\_strap\_0 for Virtual PHY 0, speed\_strap\_1 for Virtual PHY 1) configuration straps as described in Table 9-23 of Section 9.3.5.6, "Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY\_AN\_LP\_BASE\_ABILITY\_x)," on page 200.

**Note:** The duplex\_strap\_x and speed\_strap\_x inputs are considered to be static. Auto-Negotiation is not automatically re-evaluated if these inputs are changed.

Neither the Virtual PHY or the emulated link partner support next page capability, remote faults, or 100BASE-T4.

If there is at least one common selection between the emulated link partner and the Virtual PHY advertised abilities, then the Auto-Negotiation succeeds, the Link Partner Auto-Negotiation Able bit of the Port x Virtual PHY Auto-Negotiation Expansion Register (VPHY\_AN\_EXP\_x) is set, and the technology ability bits in the Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY\_AN\_LP\_BASE\_ABILITY\_x) are set to indicate the emulated link partners abilities.

**Note:** For the Virtual PHY, the Auto-Negotiation register bits (and management of such) are used by the MAC driver, so the perception of local and link partner is reversed. The local device is the MAC, while the link partner is the switch fabric. This is consistent with the intention of the Virtual PHY.

#### 9.3.1.1 Parallel Detection

In the event that there are no common bits between the advertised ability and the emulated link partners ability, Auto-Negotiation fails and emulated parallel detect is used. In this case, the Link Partner Auto-Negotiation Able bit in the Port x Virtual PHY Auto-Negotiation Expansion Register (VPHY\_AN\_EXP\_x) will be cleared, and the communication set to half-duplex. The speed is determined by the speed\_strap\_x (speed\_strap\_0 for Virtual PHY 0, speed\_strap\_1 for Virtual PHY 1) configuration strap. Only one of the technology ability bits in the Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY\_AN\_LP\_BASE\_ABILITY\_x) will be set, indicating the emulated parallel detect result.

#### 9.3.1.2 Disabling Auto-Negotiation

Auto-Negotiation can be disabled in the Virtual PHY by clearing the Auto-Negotiation (VPHY\_AN) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x). The Virtual PHY will then force its speed of operation to reflect the speed (Speed Select LSB (VPHY\_SPEED\_SEL\_LSB)) and duplex (Duplex Mode (VPHY\_DUPLEX)) of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x). The speed and duplex bits in the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) are ignored when Auto-Negotiation is enabled.

#### 9.3.1.3 Virtual PHY Pause Flow Control

The Virtual PHY supports pause flow control per the IEEE 802.3 specification. The Virtual PHY's advertised pause flow control abilities are set via the Symmetric Pause and Asymmetric Pause bits of the Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x). This allows the Virtual PHY to advertise its flow control abilities and Auto-Negotiate the flow control settings with the emulated link partner. The default values of these bits are as shown in Section 9.3.5.5, "Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x)," on page 198.

The symmetric/asymmetric pause ability of the emulated link partner is based upon the advertised pause flow control abilities of the Virtual PHY as indicated in the Symmetric Pause and Asymmetric Pause bits of the Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x). Thus, the emulated link partner always accommodates the asymmetric/symmetric pause ability settings requested by the Virtual PHY, as shown in Table 9-22, "Emulated Link Partner Pause Flow Control Ability Default Values," on page 202.

The pause flow control settings may also be manually set via the Port 0 Manual Flow Control Register (MANUAL\_FC\_0) (port 0) or Port 1 Manual Flow Control Register (MANUAL\_FC\_1) (port 1). This register allows the Switch Fabric port flow control settings to be manually set when Auto-Negotiation is disabled or the Port 0 Full-Duplex Manual Flow Control Select (MANUAL\_FC\_0) (or Port 1 Full-Duplex Manual Flow Control Select (MANUAL\_FC\_0)) is set. The currently enabled duplex and flow control settings can also be monitored via this register. The flow control values in the Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x) are not affected by the values of the manual flow control register. Refer to Section 10.5.1, "Flow Control Enable Logic," on page 230 for additional information.

#### 9.3.2 VIRTUAL PHY IN MAC MODES

In the MAC modes of operation, an external PHY is connected to the MII interface. Because there is an external PHY present, the Virtual PHY is not needed for external configuration. However, the switch fabric MAC still requires the proper duplex and flow control settings. The RMII interface also requires the proper speed setting.

**Note:** In MAC modes, the Virtual PHY registers are accessible through their memory mapped registers via the SMI or I<sup>2</sup>C serial management interfaces only. The Virtual PHY registers are not accessible through MII management.

### 9.3.2.1 Duplex

In the MAC modes of operation, if the Auto-Negotiation (VPHY\_AN) of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set, the duplex is based on the  $Px_DUPLEX$  pin and duplex\_pol\_strap\_x (duplex\_pol\_strap\_0 for Virtual PHY 0, duplex\_pol\_strap\_1 for Virtual PHY 1) configuration strap. If these signals are equal, the switch fabric MAC is configured for full-duplex, otherwise it is set for half-duplex. The  $Px_DUPLEX$  pin is typically connected to the duplex indication of the external PHY. The duplex is not latched since the Auto-Negotiation process is not used.

The duplex can be manually selected by clearing the Auto-Negotiation (VPHY\_AN) bit and controlling the Duplex Mode (VPHY\_DUPLEX) bit in the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x).

#### 9.3.2.2 Speed

In the RMII MAC mode of operation, if the Auto-Negotiation (VPHY\_AN) of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set, the speed is based on the Px\_SPEED pin and speed\_pol\_strap\_x (speed\_pol\_strap\_0 for Virtual PHY 0, speed\_pol\_strap\_1 for Virtual PHY 1) configuration strap. If these signals are equal, the switch fabric is configured for 100Mbps, otherwise it is set for 10Mbps. The Px\_SPEED pin is typically connected to the speed indication of the external PHY. The speed is not latched since the Auto-Negotiation process is not used.

The speed can be manually selected by clearing the Auto-Negotiation (VPHY\_AN) bit and controlling the Speed Select LSB (VPHY\_SPEED\_SEL\_LSB) bit in the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x).

**Note:** In the MAC MII mode of operation, the speed is controlled by the rate of the MII clocks from the PHY and not by any register bits or configuration input pins.

### 9.3.2.3 Full-Duplex Flow Control

In the MAC modes of operation, full-duplex flow control should be controlled manually by the host via the Port 0 Manual Flow Control Register (MANUAL\_FC\_0) (or Port 1 Manual Flow Control Register (MANUAL\_FC\_1)), based on the external PHYs Auto-Negotiation results.

#### 9.3.3 VIRTUAL PHY RESETS

In addition to the chip-level hardware reset (**RST**#) and Power-On Reset (POR), block specific resets are supported. These are is discussed in the following sections. For detailed information on all device resets, refer to Section 6.2, "Resets," on page 56.

#### 9.3.3.1 Virtual PHY Software Reset via RESET\_CTL


The Virtual PHYs can be reset via the Reset Control Register (RESET\_CTL) by setting the Virtual PHY 0 Reset (VPHY\_0\_RST) or Virtual PHY 1 Reset (VPHY\_1\_RST) bit. This bit is self clearing after approximately 102 us.

#### 9.3.3.2 Virtual PHY Software Reset via VPHY\_BASIC\_CTRL

The Virtual PHY can also be reset by setting the Reset (VPHY\_RST) bit 15 of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x). This bit is self clearing and will return to 0 after the reset is complete.

### 9.3.4 VIRTUAL PHY TIMING REQUIREMENTS





### TABLE 9-20: VIRTUAL PHY TIMING VALUES

Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	MDC period	400	-	ns	
t <sub>clkh</sub>	MDC high time	160 (80%)	-	ns	
t <sub>clkl</sub>	MDC low time	160 (80%)	-	ns	
t <sub>val</sub>	MDIO output valid from rising edge of MDC	-	300	ns	Note 6
t <sub>ohold</sub>	MDIO output hold from rising edge of MDC	10	-	ns	Note 6
t <sub>su</sub>	MDIO input setup time to rising edge of MDC	10	-	ns	Note 7
t <sub>ihold</sub>	MDIO input hold time after rising edge of MDC	5	-	ns	Note 7

Note 35: The Virtual PHY design changes output data a nominal 4 clocks (100MHz) maximum and a nominal 2 clocks (100MHz) minimum following the rising edge of MDC.

Note 36: The Virtual PHY design samples input data using the rising edge of MDC.

### 9.3.5 VIRTUAL PHY REGISTERS

This section details the Virtual PHY System CSRs. These registers provide status and control information similar to that of a real PHY while maintaining IEEE 802.3 compatibility. The Virtual PHY registers are addressable via the memory map, as described in Table 5-1, "System Control and Status Registers," on page 48, as well as serially via the MII management protocol (IEEE 802.3 clause 22). When accessed serially, these registers are accessed through the MII management pins (in PHY modes only) via the MII serial management protocol specified in IEEE 802.3 clause 22. See Section 2.0, "General Description," on page 8 for a detailed description of the various device modes.

When being accessed serially, the Virtual PHY will respond when the PHY address equals the address assigned by the phy\_addr\_sel\_strap configuration strap, as defined in Section 9.1.1, "PHY Addressing," on page 98. A list of all Virtual PHY register indexes for serial access can be seen in Table 9-21. For Virtual PHY functionality and operation information, see Section 9.3, "Virtual PHYs 0 and 1," on page 185.

- **Note:** All Virtual PHY registers follow the IEEE 802.3 (clause 22.2.4) specified MII management register set. All functionality and bit definitions comply with these standards. The IEEE 802.3 specified register index (in decimal) is included under the memory mapped offset of each Virtual PHY register as a reference. For additional information, refer to the IEEE 802.3 Specification.
- **Note:** When serially accessed, the Virtual PHY registers are only 16-bits wide, as is standard for MII management of PHYs.

ADDRESS (DIRECT)	INDEX # (INDIRECT)	Register Name (SYMBOL)			
	VPHY 0 Registers				
1C0h	0	Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x) x=0			
1C4h	1	Port x Virtual PHY Basic Status Register (VPHY_BASIC_STATUS_x) x=0			
1C8h	2	Port x Virtual PHY Identification MSB Register (VPHY_ID_MSB_x) x=0			
1CCh	3	Port x Virtual PHY Identification LSB Register (VPHY_ID_LSB_x) x=0			
1D0h	4	Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY_AN_ADV_x) x=0			
1D4h	5	Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x) x=0			
1D8h	6	Port x Virtual PHY Auto-Negotiation Expansion Register (VPHY_AN_EXP_x) x=0			
1DCh	31	Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CON- TROL_STATUS_x) x=0			
		VPHY 1 Registers			
0C0h	0	Port x Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x) x=1			
0C4h	1	Port x Virtual PHY Basic Status Register (VPHY_BASIC_STATUS_x) x=1			
0C8h	2	Port x Virtual PHY Identification MSB Register (VPHY_ID_MSB_x) x=1			
0CCh	3	Port x Virtual PHY Identification LSB Register (VPHY_ID_LSB_x) x=1			
0D0h	4	Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY_AN_ADV_x) x=1			
0D4h	5	Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY_AN_LP_BASE_ABILITY_x) x=1			
0D8h	6	Port x Virtual PHY Auto-Negotiation Expansion Register (VPHY_AN_EXP_x) x=1			

#### TABLE 9-21: VIRTUAL PHY MII SERIALLY ADDRESSABLE REGISTER INDEX

## TABLE 9-21: VIRTUAL PHY MII SERIALLY ADDRESSABLE REGISTER INDEX (CONTINUED)

ADDRESS (DIRECT)	INDEX # (INDIRECT)	Register Name (SYMBOL)
0DCh	31	Port x Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CON- TROL_STATUS_x) x=1

# 9.3.5.1 Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x)

Offset:	PORT0: 1C0h	Size:	32 bits
	PORT1: 0C0h		
Index (decimal):	0		16 bits

This read/write register is used to configure the Virtual PHY.

Bits	Description	Туре	Default
31:16	RESERVED (See Note 37)	RO	-
15	<b>Reset (VPHY_RST)</b> When set, this bit resets the Virtual PHY registers to their default state. This bit is self clearing.	R/W SC	0b
	0: Normal Operation 1: Reset		
14	<b>Loopback (VPHY_LOOPBACK)</b> This bit enables/disables the loopback mode. When enabled, transmissions from the external MAC are not sent to the Switch Fabric. Instead, they are looped back onto the receive path.	R/W	Ob
	0: Loopback mode disabled (normal operation) 1: Loopback mode enabled		
13	<b>Speed Select LSB (VPHY_SPEED_SEL_LSB)</b> This bit is used to set the speed of the Virtual PHY when the Auto-Negotia- tion (VPHY_AN) bit is disabled.	R/W	0b
	0: 10 Mbps 1: 100/200 Mbps		
12	Auto-Negotiation (VPHY_AN) This bit enables/disables Auto-Negotiation. When enabled, the Speed Select LSB (VPHY_SPEED_SEL_LSB) and Duplex Mode (VPHY_DUPLEX) bits are overridden.	R/W	1b
	0: Auto-Negotiation disabled 1: Auto-Negotiation enabled		
	This bit is also used when in external MAC modes to override the duplex and speed (for RMII MAC mode) indication from the external PHY. When this bit is set, the duplex and speed are determined by the input pins. When this bit is cleared, the duplex is determined by the Duplex Mode (VPHY_DUPLEX) bit and the speed is determined by the Speed Select LSB (VPHYSPEED_SEL_LSB) bit.		
11	<b>Power Down (VPHY_PWR_DWN)</b> This bit is not used by the Virtual PHY and has no effect.	R/W	0b

Bits	Description	Туре	Default
10	<b>Isolate (VPHY_ISO)</b> This bit controls the MII/RMII input/output pins. When set and in MII/RMII PHY mode, the output pins are not driven, pull-ups and pull-downs are dis- abled and the input pins are powered down and ignored. When in MAC mode, this bit is ignored and has no effect. (Note 38)	R/W	0b
	0: Non-Isolated (Normal operation) 1: Isolated		
9	<b>Restart Auto-Negotiation (VPHY_RST_AN)</b> When set, this bit updates the emulated Auto-Negotiation results.	R/W SC	0b
	0: Normal operation 1: Auto-Negotiation restarted		
8	Duplex Mode (VPHY_DUPLEX) This bit is used to set the duplex when the Auto-Negotiation (VPHY_AN) bit is disabled.	R/W	0b
	0: Half Duplex 1: Full Duplex		
7	<b>Collision Test (VPHY_COL_TEST)</b> This bit enables/disables the collision test mode. When set, the collision sig- nal to the external MAC is active during transmission from the MAC.	R/W	0b
	<b>Note:</b> It is recommended that this bit be used only when in loopback mode.		
	0: Collision test mode disabled 1: Collision test mode enabled		
6	<b>Speed Select MSB (VPHY_SPEED_SEL_MSB)</b> This bit is not used by the Virtual PHY and has no effect. The value returned is always 0.	RO	0b
5:0	RESERVED	RO	-

**Note 37:** The reserved bits 31-16 are used to pad the register to 32-bits so that each register is on a DWORD boundary. When accessed serially (through the MII management protocol), the register is 16-bits wide.

Note 38: The isolation does not apply to the MII management pins (MDIO).

# 9.3.5.2 Port x Virtual PHY Basic Status Register (VPHY\_BASIC\_STATUS\_x)

Offset:	PORT0: 1C4h	Size:	32 bits
	PORT1: 0C4h		
Index (decimal):	1		16 bits

This register is used to monitor the status of the Virtual PHY.

Bits	Description	Туре	Default
31:16	RESERVED (See Note 39)	RO	-
15	<b>100BASE-T4</b> This bit displays the status of 100BASE-T4 compatibility.	RO	0b Note 40
	0: PHY not able to perform 100BASE-T4 1: PHY able to perform 100BASE-T4		
14	<b>100BASE-X Full Duplex</b> This bit displays the status of 100BASE-X full duplex compatibility.	RO	1b
	0: PHY not able to perform 100BASE-X full duplex 1: PHY able to perform 100BASE-X full duplex		
13	<b>100BASE-X Half Duplex</b> This bit displays the status of 100BASE-X half duplex compatibility.	RO	1b
	0: PHY not able to perform 100BASE-X half duplex 1: PHY able to perform 100BASE-X half duplex		
12	<b>10BASE-T Full Duplex</b> This bit displays the status of 10BASE-T full duplex compatibility.	RO	1b
	0: PHY not able to perform 10BASE-T full duplex 1: PHY able to perform 10BASE-T full duplex		
11	<b>10BASE-T Half Duplex</b> This bit displays the status of 10BASE-T half duplex compatibility.	RO	1b
	0: PHY not able to perform 10BASE-T half duplex 1: PHY able to perform 10BASE-T half duplex		
10	<b>100BASE-T2 Full Duplex</b> This bit displays the status of 100BASE-T2 full duplex compatibility.	RO	0b Note 40
	0: PHY not able to perform 100BASE-T2 full duplex 1: PHY able to perform 100BASE-T2 full duplex		
9	<b>100BASE-T2 Half Duplex</b> This bit displays the status of 100BASE-T2 half duplex compatibility.	RO	0b Note 40
	0: PHY not able to perform 100BASE-T2 half duplex 1: PHY able to perform 100BASE-T2 half duplex		

Bits	Description	Туре	Default
8	Extended Status This bit displays whether extended status information is in register 15 (per IEEE 802.3 clause 22.2.4).	RO	0b Note 41
	0: No extended status information in Register 15 1: Extended status information in Register 15		
7	RESERVED	RO	-
6	<b>MF Preamble Suppression</b> This bit indicates whether the Virtual PHY accepts management frames with the preamble suppressed.	RO	Ob
	0: Management frames with preamble suppressed not accepted 1: Management frames with preamble suppressed accepted		
5	Auto-Negotiation Complete This bit indicates the status of the Auto-Negotiation process.	RO	1b Note 42
	0: Auto-Negotiation process not completed 1: Auto-Negotiation process completed		
4	<b>Remote Fault</b> This bit indicates if a remote fault condition has been detected.	RO	0b Note 43
	0: No remote fault condition detected 1: Remote fault condition detected		
3	Auto-Negotiation Ability This bit indicates the status of the Virtual PHY's Auto-Negotiation.	RO	1b
	0: Virtual PHY is unable to perform Auto-Negotiation 1: Virtual PHY is able to perform Auto-Negotiation		
2	Link Status This bit indicates the status of the link.	RO	1b Note 43
	0: Link is down 1: Link is up		
1	Jabber Detect This bit indicates the status of the jabber condition.	RO	0b Note 43
	0: No jabber condition detected 1: Jabber condition detected		
0	Extended Capability This bit indicates whether extended register capability is supported.	RO	1b Note 44
	0: Basic register set capabilities only 1: Extended register set capabilities		

**Note 39:** The reserved bits 31-16 are used to pad the register to 32-bits so that each register is on a DWORD boundary. When accessed serially (through the MII management protocol), the register is 16-bits wide.

- **Note 40:** The Virtual PHY supports 100BASE-X (half and full duplex) and 10BASE-T (half and full duplex) only. All other modes will always return as 0 (unable to perform).
- Note 41: The Virtual PHY does not support Register 15 or 1000 Mb/s operation. Thus this bit is always returned as 0.
- **Note 42:** The Auto-Negotiation Complete bit is first cleared on a reset, but set shortly after (when the Auto-Negotiation process is run). Refer to Section 9.3.1, "Virtual PHY Auto-Negotiation," on page 185 for additional details.

Note 43: The Virtual PHY never has remote faults, its link is always up, and does not detect jabber.

**Note 44:** The Virtual PHY supports basic and some extended register capability. The Virtual PHY supports Registers 0-6 (per the IEEE 802.3 specification).

### 9.3.5.3 Port x Virtual PHY Identification MSB Register (VPHY\_ID\_MSB\_x)

Offset:	PORT0: 1C8h	Size:	32 bits
	PORT1: 0C8h		
Index (decimal):	2		16 bits

This read/write register contains the MSB of the Virtual PHY Organizationally Unique Identifier (OUI). The LSB of the Virtual PHY OUI is contained in the Port x Virtual PHY Identification LSB Register (VPHY\_ID\_LSB\_x).

Bits	Description	Туре	Default
31:16	RESERVED (See Note 45)	RO	-
15:0	<b>PHY ID</b> This field contains the MSB of the Virtual PHY OUI (Note 46).	R/W	0000h

**Note 45:** The reserved bits 31-16 are used to pad the register to 32-bits so that each register is on a DWORD boundary. When accessed serially (through the MII management protocol), the register is 16-bits wide.

Note 46: IEEE allows a value of zero in each of the 32-bits of the PHY Identifier.

### 9.3.5.4 Port x Virtual PHY Identification LSB Register (VPHY\_ID\_LSB\_x)

Offset:	PORT0: 1CCh	Size:	32 bits
	PORT1: 0CCh		
Index (decimal):	3		16 bits

This read/write register contains the LSB of the Virtual PHY Organizationally Unique Identifier (OUI). The MSB of the Virtual PHY OUI is contained in the Port x Virtual PHY Identification MSB Register (VPHY\_ID\_MSB\_x).

BITS	DESCRIPTION	TYPE	DEFAULT
31:16	RESERVED (See Note 47)	RO	-
15:10	<b>PHY ID</b> This field contains the lower 6-bits of the Virtual PHY OUI (Note 48).	R/W	000000b
9:4	<b>Model Number</b> This field contains the 6-bit manufacturer's model number of the Virtual PHY (Note 48).	R/W	000000b
3:0	<b>Revision Number</b> This field contain the 4-bit manufacturer's revision number of the Virtual PHY (Note 48).	R/W	0000b

**Note 47:** The reserved bits 31-16 are used to pad the register to 32-bits so that each register is on a DWORD boundary. When accessed serially (through the MII management protocol), the register is 16-bits wide.

Note 48: IEEE allows a value of zero in each of the 32-bits of the PHY Identifier.

### 9.3.5.5 Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x)

Offset:	PORT0: 1D0h PORT1: 0D0h	Size:	32 bits
Index (decimal):	4		16 bits

This read/write register contains the advertised ability of the Virtual PHY and is used in the Auto-Negotiation process with the link partner.

Bits	Description	Туре	Default
31:16	RESERVED (See Note 49)	RO	-
15	<b>Next Page</b> This bit determines the advertised next page capability and is always 0.	RO	0b Note 50
	0: Virtual PHY does not advertise next page capability 1: Virtual PHY advertises next page capability		
14	RESERVED	RO	-
13	<b>Remote Fault</b> This bit is not used since there is no physical link partner.	RO	0b Note 51
12	RESERVED	RO	-
11	Asymmetric Pause This bit determines the advertised asymmetric pause capability.	R/W	Note 52
	0: No Asymmetric PAUSE toward link partner advertised 1: Asymmetric PAUSE toward link partner advertised		
10	Symmetric Pause This bit determines the advertised symmetric pause capability.	R/W	Note 52
	0: No Symmetric PAUSE toward link partner advertised 1: Symmetric PAUSE toward link partner advertised		
9	<b>100BASE-T4</b> This bit determines the advertised 100BASE-T4 capability and is always 0.	RO	0b Note 53
	0: 100BASE-T4 ability not advertised 1: 100BASE-T4 ability advertised		
8	<b>100BASE-X Full Duplex</b> This bit determines the advertised 100BASE-X full duplex capability.	R/W	1b
	0: 100BASE-X full duplex ability not advertised 1: 100BASE-X full duplex ability advertised		
7	<b>100BASE-X Half Duplex</b> This bit determines the advertised 100BASE-X half duplex capability.	R/W	1b
	0: 100BASE-X half duplex ability not advertised 1: 100BASE-X half duplex ability advertised		

Bits	Description	Туре	Default
6	<b>10BASE-T Full Duplex</b> This bit determines the advertised 10BASE-T full duplex capability.	R/W	1b
	0: 10BASE-T full duplex ability not advertised 1: 10BASE-T full duplex ability advertised		
5	<b>10BASE-T Half Duplex</b> This bit determines the advertised 10BASE-T half duplex capability.	R/W	1b
	0: 10BASE-T half duplex ability not advertised 1: 10BASE-T half duplex ability advertised		
4:0	Selector Field This field identifies the type of message being sent by Auto-Negotiation.	R/W	00001b Note 54
	00001: IEEE 802.3		

**Note 49:** The reserved bits 31-16 are used to pad the register to 32-bits so that each register is on a DWORD boundary. When accessed serially (through the MII management protocol), the register is 16-bits wide.

Note 50: The Virtual PHY does not support next page capability. This bit value will always be 0.

- Note 51: The Remote Fault bit is not useful since there is no actual link partner to send a fault to.
- **Note 52:** The Symmetric Pause and Asymmetric Pause bits default to 1 if the manual\_FC\_strap\_x configuration strap is low (both Symmetric and Asymmetric are advertised), and 0 if the manual\_FC\_strap\_x configuration strap is high.
- Note 53: Virtual 100BASE-T4 is not supported.

Note 54: The Virtual PHY supports only IEEE 802.3. Only a value of 00001b should be used in this field.

9.3.5.6 Port x Virtual PHY Auto-Negotiation Link Partner Base Page Ability Register (VPHY\_AN\_LP\_BASE\_ABILITY\_x)

Offset:	PORT0: 1D4h PORT1: 0D4h	Size:	32 bits
			40.1.1
Index (decimal):	5		16 bits

This read-only register contains the advertised ability of the link partner's PHY and is used in the Auto-Negotiation process with the Virtual PHY. Because the Virtual PHY does not physically connect to an actual link partner, the values in this register are emulated as described below.

Bits	Description	Туре	Default
31:16	RESERVED (See Note 55)	RO	-
15	<b>Next Page</b> This bit indicates the emulated link partner PHY next page capability and is always 0.	RO	0b Note 56
	0: Link partner PHY does not advertise next page capability 1: Link partner PHY advertises next page capability		
14	<b>Acknowledge</b> This bit indicates whether the link code word has been received from the partner and is always 1.	RO	1b Note 56
	0: Link code word not yet received from partner 1: Link code word received from partner		
13	<b>Remote Fault</b> Since there is no physical link partner, this bit is not used and is always returned as 0.	RO	0b Note 56
12	RESERVED	RO	-
11	Asymmetric Pause This bit indicates the emulated link partner PHY asymmetric pause capability.	RO	Note 57
	0: No Asymmetric PAUSE toward link partner 1: Asymmetric PAUSE toward link partner		
10	<b>Pause</b> This bit indicates the emulated link partner PHY symmetric pause capability.	RO	Note 57
	0: No Symmetric PAUSE toward link partner 1: Symmetric PAUSE toward link partner		
9	<b>100BASE-T4</b> This bit indicates the emulated link partner PHY 100BASE-T4 capability. This bit is always 0.	RO	0b Note 56
	0: 100BASE-T4 ability not supported 1: 100BASE-T4 ability supported		

Bits	Description	Туре	Default
8	<b>100BASE-X Full Duplex</b> This bit indicates the emulated link partner PHY 100BASE-X full duplex capa- bility.	RO	Note 58
	0: 100BASE-X full duplex ability not supported 1: 100BASE-X full duplex ability supported		
7	<b>100BASE-X Half Duplex</b> This bit indicates the emulated link partner PHY 100BASE-X half duplex capability.	RO	Note 58
	0: 100BASE-X half duplex ability not supported 1: 100BASE-X half duplex ability supported		
6	<b>10BASE-T Full Duplex</b> This bit indicates the emulated link partner PHY 10BASE-T full duplex capa- bility.	RO	Note 58
	0: 10BASE-T full duplex ability not supported 1: 10BASE-T full duplex ability supported		
5	<b>10BASE-T Half Duplex</b> This bit indicates the emulated link partner PHY 10BASE-T half duplex capa- bility.	RO	Note 58
	0: 10BASE-T half duplex ability not supported 1: 10BASE-T half duplex ability supported		
4:0	Selector Field This field identifies the type of message being sent by Auto-Negotiation.	RO	00001b
	00001: IEEE 802.3		

- **Note 55:** The reserved bits 31-16 are used to pad the register to 32-bits so that each register is on a DWORD boundary. When accessed serially (through the MII management protocol), the register is 16-bits wide.
- **Note 56:** The emulated link partner does not support next page, always instantly sends its link code word, never sends a fault, and does not support 100BASE-T4.
- **Note 57:** The emulated link partner's asymmetric/symmetric pause ability is based upon the values of the Asymmetric Pause and Symmetric Pause bits of the Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x). Thus the emulated link partner always accommodates the request of the Virtual PHY, as shown in Table 9-22.

The link partner pause ability bits are determined when Auto-Negotiation is complete. Changing the Port x Virtual PHY Auto-Negotiation Advertisement Register (VPHY\_AN\_ADV\_x) will have no affect until the Auto-Negotiation process is re-run.

If the local device advertises both Symmetric and Asymmetric Pause, the result is determined based on the FD\_FC\_strap\_x configuration strap. This allows the user the choice of network emulation. If FD\_FC\_strap\_x = 1, then the result is Symmetrical, else Asymmetrical. See Section 9.3.1, "Virtual PHY Auto-Negotiation," on page 185 for additional information.

### TABLE 9-22: EMULATED LINK PARTNER PAUSE FLOW CONTROL ABILITY DEFAULT VALUES

	VPHY Symmetric Pause (register 4.10)	VPHY Asymmetric Pause (register 4.11)	FD_FC_strap_x	Link Partner Symmetric Pause (register 5.10)	Link Partner Asymmetric Pause (register 5.11)
No Flow Control Enabled	0	0	х	0	0
Symmetric Pause	1	0	x	1	0
Asymmetric Pause Towards Switch	0	1	x	1	1
Asymmetric Pause Towards MAC	1	1	0	0	1
Symmetric Pause	1	1	1	1	1

Note 58: The emulated link partner's ability is based on the duplex\_strap\_x and speed\_strap\_x, as well as on the Auto-Negotiation success. Table 9-23 defines the default capabilities of the emulated link partner as a function of these signals. For more information on the Virtual PHY Auto-Negotiation, see Section 9.3.1, "Virtual PHY Auto-Negotiation," on page 185.

### TABLE 9-23: EMULATED LINK PARTNER DEFAULT ADVERTISED ABILITY

duplex_strap_0 (port 0) / duplex_strap_1 (port 1)	<pre>speed_strap_0 (port 0) / speed_strap_1 (port 1)</pre>	Advertised Link Partner Ability (Bits 8,7,6,5)
1	0	10BASE-T full-duplex (0010)
1	1	100BASE-X full-duplex (1000)
0	0	10BASE-T half-duplex (0001)
0	1	100BASE-X half-duplex (0100)

### 9.3.5.7 Port x Virtual PHY Auto-Negotiation Expansion Register (VPHY\_AN\_EXP\_x)

Offset:	PORT0: 1D8h	Size:	32 bits
	PORT1: 0D8h		
Index (decimal):	6		16 bits

This register is used in the Auto-Negotiation process.

Bits	Description	Туре	Default
31:16	RESERVED (See Note 59)	RO	-
15:5	RESERVED	RO	-
4	<b>Parallel Detection Fault</b> This bit indicates whether a Parallel Detection Fault has been detected. This bit is always 0.	RO	0b Note 60
	0: A fault hasn't been detected via the Parallel Detection function 1: A fault has been detected via the Parallel Detection function		
3	<b>Link Partner Next Page Able</b> This bit indicates whether the link partner has next page ability. This bit is always 0.	RO	0b Note 61
	0: Link partner does not contain next page capability 1: Link partner contains next page capability		
2	<b>Local Device Next Page Able</b> This bit indicates whether the local device has next page ability. This bit is always 0.	RO	0b Note 61
	0: Local device does not contain next page capability 1: Local device contains next page capability		
1	Page Received This bit indicates the reception of a new page.	RO/LH	1b Note 62
	0: A new page has not been received 1: A new page has been received		
0	Link Partner Auto-Negotiation Able This bit indicates the Auto-Negotiation ability of the link partner.	RO	1b Note 63
	0: Link partner is not Auto-Negotiation able 1: Link partner is Auto-Negotiation able		

- **Note 59:** The reserved bits 31-16 are used to pad the register to 32-bits so that each register is on a DWORD boundary. When accessed serially (through the MII management protocol), the register is 16-bits wide.
- **Note 60:** Since the Virtual PHY link partner is emulated, there is never a Parallel Detection Fault and this bit is always 0.
- Note 61: Next page ability is not supported by the Virtual PHY or emulated link partner.
- Note 62: The Page Received bit is clear when read. It is first cleared on reset, but set shortly thereafter when the Auto-Negotiation process is run.
- **Note 63:** The emulated link partner will show Auto-Negotiation able unless Auto-Negotiation fails (no common bits between the advertised ability and the link partner ability).

9.3.5.8 Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x)

Offset:	PORT0: 1DCh	Size:	32 bits
	PORT1: 0DCh		
Index (decimal):	31		16 bits

This read/write register contains a current link speed/duplex indicator and SQE control.

Bits	Description	Туре	Default
31:16	RESERVED (See Note 64)	RO	-
15	Mode[2] See Mode[1:0] below.	RO	Note 65
14	<ul> <li>Switch Loopback</li> <li>When set, transmissions from the switch fabric MAC are not sent to the external MII port. Instead, they are looped back into the switch engine.</li> <li>From the MAC viewpoint, this is effectively a FAR LOOPBACK.</li> <li>If loopback is enabled during half-duplex operation, then the Enable Receive Own Transmit bit in the Port x MAC Receive Configuration Register (MAC_RX_CFG_x) must be set for the port. Otherwise, the switch fabric will ignore receive activity when transmitting in half-duplex mode.</li> <li>Note: This mode works even if the Isolate (VPHY_ISO) bit of the Port x</li> </ul>	R/W	Ob
	Virtual PHY Basic Control Register (VPHY_BASIC_CTRL_x) is set.		
13:11	RESERVED	RO	-
10	<ul> <li>Turbo Mode Enable When set, this bit changes the 100 Mbps data rate to 200 Mbps. The normal Virtual PHY selection mechanism that chooses between 10 and 100 Mbps will instead choose between 10 Mbps and 200 Mbps.</li> <li>This is only effective in MII PHY mode. In RMII modes, the data rate remains 100Mbps or 10Mbps. In MAC mode, the external PHY determines the data rate.</li> <li>Note: When operating at 200 Mbps, the drive strength of the MII output clocks is selected using the RMII/Turbo MII Clock Strength bit. When at 100 Mbps or 10 Mbps, the drive strength is fixed at 12 mA.</li> </ul>	R/W	Note 66

Bits	Description					Туре	Default
9:8	Mode[1:0] This field combined with Mode[2] indicates the operating mode of the port. 000: MII MAC mode 001: MII PHY mode 010: RMII MAC mode 011: RMII PHY mode 100: Reserved (Port 0) / Internal PHY (Port 1)					RO	Note 65
	Note: When operating in RMII modes, the drive strength of the RMII output clock is selected using the RMII/Turbo MII Clock Strength bit.						
7	<b>Switch Collision Test</b> When set, the collision signal to the switch fabric is active during transmis- sion from the switch engine.				R/W	0b	
		is recommen ode.	ded that this	s bit be used only w	hen using loopback		
6	RMII Clock Direction         0: Selects Px_REFCLK as an Input         1: Selects Px_REFCLK as an Output				R/W NASR Note 70	Note 67	
5	<b>RMII/Turbo MII Clock Strength</b> For RMII MAC and PHY modes and 200 Mbps MII PHY mode, a low selects 12 mA drive while a high selects a 16 mA drive. For 100 Mbps and 10 Mbps MII PHY modes, the drive strength is fixed at 12mA.				R/W NASR Note 70	Note 68	
4:2	Current Speed/Duplex Indication This field indicates the current speed and duplex of the Virtual PHY link.					RO	Note 69
	[4]	[3]	[2]	Speed	Duplex		
	0	0	0	RESE	RVED		
	0	0	1	10Mbps	half-duplex		
	0	1	0	100/200Mbps	half-duplex		
	0	1	1	RESE	RVED		
	1	0	0	RESE	RVED		
	1	0	1	10Mbps	full-duplex		
	1	1	0	100/200Mbps	full-duplex		
	1	1	1	RESE	RVED		
1	RESERVED				RO	-	
0	<ul> <li>SQEOFF This bit enables/disables the Signal Quality Error (Heartbeat) test.</li> <li>0: SQE test enabled</li> <li>1: SQE test disabled</li> </ul>				R/W NASR Note 70	Note 71	
	This bit is used only in MII PHY mode. It is not used in RMII PHY or MII / RMII MAC modes.						

**Note 64:** The reserved bits 31-16 are used to pad the register to 32-bits so that each register is on a DWORD boundary. When accessed serially (through the MII management protocol), the register is 16-bits wide.

**Note 65:** The default value of this field is determined via the P0\_mode\_strap[1:0] or P1\_mode\_strap[2:0] configuration straps. Refer to Section 7.2, "Hard-Straps," on page 83 for additional information.

- **Note 66:** The default value of this field is determined via the turbo\_mii\_enable\_strap\_0 or turbo\_mii\_enable\_strap\_1 configuration strap. Refer to Section 7.2, "Hard-Straps," on page 83 for additional information.
- **Note 67:** The default value of this field is determined via the P0\_rmii\_clock\_dir\_strap or P1\_rmii\_clock\_dir\_strap configuration strap. Refer to Section 7.2, "Hard-Straps," on page 83 for additional information.
- **Note 68:** The default value of this field is determined via the P0\_clock\_strength\_strap or P1\_clock\_strength\_strap configuration strap. Refer to Section 7.2, "Hard-Straps," on page 83 for additional information.
- Note 69: The default value of this field is the result of the Auto-Negotiation process if the Auto-Negotiation (VPHY\_AN) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set. Otherwise, this field reflects the Speed Select LSB (VPHY\_SPEED\_SEL\_LSB) and Duplex Mode (VPHY\_DUPLEX) bit settings of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x). Refer to Section 9.3.1, "Virtual PHY Auto-Negotiation," on page 185 for information on the Auto-Negotiation determination process of the Virtual PHY.
- Note 70: Register bits designated as NASR are reset when the Virtual PHY Reset is generated via the Reset Control Register (RESET\_CTL). The NASR designation is only applicable when the Reset (VPHY\_RST) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set.
- **Note 71:** The default value of this field is determined via the SQE\_test\_disable\_strap\_0 or SQE\_test\_disable\_strap\_1 configuration strap. Refer to Section 7.1, "Soft-Straps," on page 72 for additional information.

# 10.0 SWITCH FABRIC

### 10.1 Functional Overview

The Switch Fabric contains a 3-port VLAN layer 2 Switch Engine that supports untagged, VLAN tagged and priority tagged frames. The Switch Fabric provides an extensive feature set which includes spanning tree protocol support, multicast packet filtering and Quality of Service (QoS) packet prioritization by VLAN tag, destination address, port default value or DIFFSERV/TOS, allowing for a range of prioritization implementations. 32k of buffer RAM allows for the storage of multiple packets while forwarding operations are completed and a 512 entry forwarding table provides room for MAC address forwarding tables. Each port is allocated a cluster of 4 dynamic QoS queues which allow each queue size to grow and shrink with traffic, effectively utilizing all available memory. This memory is managed dynamically via the Buffer Manager block within the Switch Fabric. All aspects of the Switch Fabric are managed via the Switch Fabric configuration and status registers (CSR), which are indirectly accessible via the system control and status registers.

The Switch Fabric consists of these major blocks:

- Switch Fabric Control and Status Registers These registers provide access to various Switch Fabric parameters for configuration and monitoring.
- 10/100 Ethernet MAC A total of three MACs are included in the Switch Fabric which provide basic 10/100 Ethernet functionality for each Switch Fabric port.
- Switch Engine (SWE) This block is the core of the Switch Fabric and provides VLAN layer 2 switching for all three switch ports.
- Buffer Manager (BM) This block provides control of the free buffer space, transmit queues and scheduling.
- Switch Fabric Interface Logic This block provides some auxiliary registers and interfaces the Switch Fabric Control and Status Registers to the rest of the device. It also enables the flow control functions based on various settings and port conditions.

Refer to FIGURE 2-1: Internal Block Diagram on page 9 for details on the interconnection of the Switch Fabric blocks within the device.

### 10.2 10/100 Ethernet MAC

The Switch Fabric contains three 10/100 MAC blocks, one for each switch port (0,1,2). The 10/100 MAC provides the basic 10/100 Ethernet functionality, including transmission deferral and collision back-off/retry, receive/transmit FCS checking and generation, receive/transmit pause flow control and transmit back pressure. The 10/100 MAC also includes RX and TX FIFOs and per port statistic counters.

#### 10.2.1 RECEIVE MAC

The receive MAC (IEEE 802.3) sublayer decomposes Ethernet packets acquired via the internal MII interface by stripping off the preamble sequence and Start of Frame Delimiter (SFD). The receive MAC checks the FCS, the MAC Control Type and the byte count against the drop conditions. The packet is stored in the RX FIFO as it is received.

The receive MAC determines the validity of each received packet by checking the Type field, FCS and oversize or undersize conditions. All bad packets will be either immediately dropped or marked (at the end) as bad packets.

Oversized packets are normally truncated at 1519 or 1523 (VLAN tagged) octets and marked as erroneous. The MAC can be configured to accept packets up to 2048 octets (inclusive), in which case the oversize packets are truncated at 2048 bytes and marked as erroneous.

Undersized packets are defined as packets with a length less than the minimum packet size. The minimum packet size is defined to be 64 bytes, exclusive of preamble sequence and SFD, regardless of the occurrence of a VLAN tag.

The FCS and length/type fields of the frame are checked to detect if the packet has a valid MAC control frame. When the MAC receives a MAC control frame with a valid FCS and determines the operation code is a pause command (Flow Control frame), the MAC will load its internal pause counter with the Number\_of\_Slots variable from the MAC control frame just received. Anytime the internal pause counter is zero, the transmit MAC will be allowed to transmit (XON). If the internal pause counter is not zero, the receive MAC will not allow the transmit MAC to transmit (XOFF). When the transmit MAC detects an XOFF condition it will continue to transmit the current packet, terminating transmission after the current packet has been transmitted until receiving the XON condition from the receive MAC. The pause counter will begin to decrement at the end of the current transmission or immediately if no transmission is underway. If another pause command is received while the transmitter is already in pause, the new pause time indicated by the Flow Control

packet will be loaded into the pause counter. The pause function is enabled by either Auto-Negotiation or manually as discussed in Section 10.5.1, "Flow Control Enable Logic," on page 230. Pause frames are consumed by the MAC and are not sent to the Switch Engine. Non-pause control frames are optionally filtered or forwarded.

**Note:** To meet the IEEE 802.1 Filtering Database requirements, the MAC address of 01-80-C2-00-00-01 should be added into the ALR address table as filtering entries by either EEPROM sequence or by software.

When the receive FIFO is full and additional data continues to be received, an overrun condition occurs and the frame is discarded (FIFO space recovered) or marked as a bad frame.

The receive MAC can be disabled from receiving all frames by clearing the RX Enable (RXEN) bit of the Port x MAC Receive Configuration Register (MAC\_RX\_CFG\_x).

For information on MAC EEE functionality, refer to Section 10.2.3, "IEEE 802.3az Energy Efficient Ethernet," on page 209.

### 10.2.1.1 Receive Counters

The receive MAC gathers statistics on each packet and increments the related counter registers. The following receive counters are supported for each Switch Fabric port. Refer to Table 10-9, "Indirectly Accessible Switch Control and Status Registers," on page 250 and Section 10.7.2.3 through Section 10.7.2.22 for detailed descriptions of these counters.

- Total undersized packets (Section 10.7.2.3, on page 265)
- Total packets 64 bytes in size (Section 10.7.2.4, on page 265)
- Total packets 65 through 127 bytes in size (Section 10.7.2.5, on page 266)
- Total packets 128 through 255 bytes in size (Section 10.7.2.6, on page 266)
- Total packets 256 through 511 bytes in size (Section 10.7.2.7, on page 267)
- Total packets 512 through 1023 bytes in size (Section 10.7.2.8, on page 267)
- Total packets 1024 through maximum bytes in size (Section 10.7.2.9, on page 268)
- Total oversized packets (Section 10.7.2.10, on page 268)
- Total OK packets (Section 10.7.2.11, on page 269)
- Total packets with CRC errors (Section 10.7.2.12, on page 269)
- Total multicast packets (Section 10.7.2.13, on page 270)
- Total broadcast packets (Section 10.7.2.14, on page 270)
- Total MAC Pause packets (Section 10.7.2.15, on page 271)
- Total fragment packets (Section 10.7.2.16, on page 271)
- Total jabber packets (Section 10.7.2.17, on page 272)
- Total alignment errors (Section 10.7.2.18, on page 272)
- Total bytes received from all packets (Section 10.7.2.19, on page 273)
- Total bytes received from good packets (Section 10.7.2.20, on page 273)
- Total packets with a symbol error (Section 10.7.2.21, on page 274)
- Total MAC control packets (Section 10.7.2.22, on page 274)
- Total number of RX LPIs received (Section 10.7.2.23, on page 275)
- Total time in RX LPI state (Section 10.7.2.24, on page 275)

### 10.2.2 TRANSMIT MAC

The transmit MAC generates an Ethernet MAC frame from TX FIFO data. This includes generating the preamble and SFD, calculating and appending the frame checksum value, optionally padding undersize packets to meet the minimum packet requirement size (64 bytes) and maintaining a standard inter-frame gap time during transmit.

The transmit MAC can operate at 10/100Mbps, half or full-duplex and with or without flow control depending on the state of the transmission. In half-duplex mode, the transmit MAC meets CSMA/CD IEEE 802.3 requirements. The transmit MAC will re-transmit if collisions occur during the first 64 bytes (normal collisions) or will discard the packet if collisions occur after the first 64 bytes (late collisions). The transmit MAC follows the standard truncated binary exponential back-off algorithm, collision and jamming procedures.

The transmit MAC pre-pends the standard preamble and SFD to every packet from the FIFO. The transmit MAC also follows, as default, the standard Inter-Frame Gap (IFG). The default IFG is 96 bit times and can be adjusted via the IFG Config field of the Port x MAC Transmit Configuration Register (MAC\_TX\_CFG\_x).

Packet padding and cyclic redundant code (FCS) calculation may be optionally performed by the transmit MAC. The auto-padding process automatically adds enough zeros to packets shorter than 64 bytes. The auto-padding and FCS generation is controlled via the TX Pad Enable bit of the Port x MAC Transmit Configuration Register (MAC\_TX\_CF- $G_x$ ).

When in full-duplex mode, the transmit MAC uses the flow-control algorithm specified in IEEE 802.3. MAC pause frames are used primarily for flow control packets, which pass signaling information between stations. MAC pause frames have a unique type of 8808h and a pause op-code of 0001h. The MAC pause frame contains the pause value in the data field. The flow control manager will auto-adapt the procedure based on traffic volume and speed to avoid packet loss and unnecessary pause periods.

When in half-duplex mode, the MAC uses a back pressure algorithm. The back pressure algorithm is based on a forced collision and an aggressive back-off algorithm.

For information on MAC EEE functionality, refer to Section 10.2.3, "IEEE 802.3az Energy Efficient Ethernet," on page 209.

### 10.2.2.1 Transmit Counters

The transmit MAC gathers statistics on each packet and increments the related counter registers. The following transmit counters are supported for each Switch Fabric port. Refer to Table 10-9, "Indirectly Accessible Switch Control and Status Registers," on page 250 and Section 10.7.2.29 through Section 10.7.2.46 for detailed descriptions of these counters.

- Total packets deferred (Section 10.7.2.29, on page 280)
- Total pause packets (Section 10.7.2.30, on page 280)
- Total OK packets (Section 10.7.2.31, on page 281)
- Total packets 64 bytes in size (Section 10.7.2.32, on page 281)
- Total packets 65 through 127 bytes in size (Section 10.7.2.33, on page 282)
- Total packets 128 through 255 bytes in size (Section 10.7.2.34, on page 282)
- Total packets 256 through 511 bytes in size (Section 10.7.2.35, on page 283)
- Total packets 512 through 1023 bytes in size (Section 10.7.2.36, on page 283)
- Total packets 1024 through maximum bytes in size (Section 10.7.2.37, on page 284)
- Total undersized packets (Section 10.7.2.38, on page 284)
- Total bytes transmitted from all packets (Section 10.7.2.39, on page 285)
- Total broadcast packets (Section 10.7.2.40, on page 285)
- Total multicast packets (Section 10.7.2.41, on page 286)
- Total packets with a late collision (Section 10.7.2.42, on page 286)
- Total packets with excessive collisions (Section 10.7.2.43, on page 286)
- Total packets with a single collision (Section 10.7.2.44, on page 287)
- Total packets with multiple collisions (Section 10.7.2.45, on page 287)
- Total collision count (Section 10.7.2.46, on page 287)
- Total number of TX LPIs Generated (Section 10.7.2.47, on page 288)
- Total time in TX LPI state (Section 10.7.2.48, on page 288)

#### 10.2.3 IEEE 802.3AZ ENERGY EFFICIENT ETHERNET

The device supports Energy Efficient Ethernet (EEE) in 100 Mbps mode as defined in the most recent version of the IEEE 802.3az standard.

#### 10.2.3.1 TX LPI Generation

The process of when the MAC should indicate LPI requests to the PHY is divided into two sections:

- CLIENT LPI REQUESTS TO MAC
- MAC LPI REQUEST TO PHY

#### **CLIENT LPI REQUESTS TO MAC**

When the TX FIFO is empty for a time (in microseconds) specified in Port x EEE TX LPI Request Delay Register (EEE\_TX\_LPI\_REQ\_DELAY\_x), a TX LPI request is asserted to the MAC. A setting of 0 us is possible for this time. If the TX FIFO becomes not empty while the timer is running, the timer is reset (i.e. empty time is not cumulative). Once TX LPI is requested and the TX FIFO becomes not empty, the TX LPI request is negated.

The TX FIFO empty timer is reset if Energy Efficient Ethernet (EEE\_ENABLE) in the Port x MAC Transmit Configuration Register (MAC\_TX\_CFG\_x) is cleared.

TX LPI requests are asserted only if the Energy Efficient Ethernet (EEE\_ENABLE) bit is set, and when appropriate, if the current speed is 100 Mbps, the current duplex is full and the auto-negotiation result indicates that both the local and partner device support EEE 100 Mbps. In order to prevent an unstable link condition, the PHY link status also must indicate "up" for one second before LPI is requested.

These tests for the allowance of TX LPI are done in the Switch Fabric Interface Logic block. See Section 10.5.2, "EEE Enable Logic," on page 232 for further details.

TX LPI requests are asserted even if the TX Enable (TXEN) bit in the Port x MAC Transmit Configuration Register (MAC\_TX\_CFG\_x) is cleared.

#### MAC LPI REQUEST TO PHY

Lower Power Idle (LPI) is requested by the MAC to the PHY using the MII value of TXEN=0, TXER=1, TXD[3:0]=4'b0001.

The MAC always finishes the current packet before signaling TX LPI to the PHY.

The MAC will generate TX LPI requests to the PHY even if the TX Enable (TXEN) bit in the Port x MAC Transmit Configuration Register (MAC\_TX\_CFG\_x) is cleared.

802.3az specifies the usage of a simplified full duplex MAC with carrier sense deferral. Basically this means that once the TX LPI request to the PHY is de-asserted, the MAC will defer the time specified in Port x EEE Time Wait TX System Register (EEE\_TW\_TX\_SYS\_x) in addition to the normal IPG before sending a frame.

#### TX LPI COUNTERS

The MAC maintains a counter, EEE TX LPI Transitions, that counts the number of times that TX LPI request to the PHY changes from de-asserted to asserted. The counter is not writable and does not clear on read. The counter is reset if the Energy Efficient Ethernet (EEE\_ENABLE) bit in the Port x MAC Transmit Configuration Register (MAC\_TX\_CFG\_x) is low.

The MAC maintains a counter, EEE TX LPI Time, that counts (in microseconds) the amount of time that TX LPI request to the PHY is asserted. Note that this counter does not include the time specified in the Port x EEE Time Wait TX System Register (EEE\_TW\_TX\_SYS\_x). The counter is not writable and does not clear on read. The counter is reset if the Energy Efficient Ethernet (EEE\_ENABLE) bit in the Port x MAC Transmit Configuration Register (MAC\_TX\_CFG\_x) is low.

#### 10.2.3.2 RX LPI Detection

Receive Lower Power Idle (LPI) is indicated by the PHY to the MAC using the MII value of RXDV=0, RXER=1, TXD[3:0]=4'b0001.

#### **DECODING LPI**

The MAC will decode the LPI indication only when Energy Efficient Ethernet (EEE\_ENABLE) is set in the Port x MAC Transmit Configuration Register (MAC\_TX\_CFG\_x), and when appropriate, the current speed is 100Mbs, the current duplex is full and the auto-negotiation result indicates that both the local and partner device supports EEE at 100Mbs. In order to prevent an unstable link condition, the PHY link status also must indicate "up" for one second before LPI is decoded.

These tests for the allowance of TX LPI are done in the Switch Fabric Interface Logic block. See Section 10.5.2, "EEE Enable Logic," on page 232 for further details.

The MAC will decode the LPI indication even if RX Enable (RXEN) in the Port x MAC Receive Configuration Register (MAC\_RX\_CFG\_x) is cleared.

### RX LPI COUNTERS

The MAC maintains a counter, EEE RX LPI Transitions, that counts the number of times that the LPI indication from the PHY changes from de-asserted to asserted. The counter is not writable and does not clear on read. The counter is reset if the Energy Efficient Ethernet (EEE\_ENABLE) bit in the Port x MAC Transmit Configuration Register (MAC\_TX\_CF- $G_x$ ) is low.

The MAC maintains a counter, EEE RX LPI Time, that counts (in microseconds) the amount of time that the PHY indicates LPI. The counter is not writable and does not clear on read. The counter is reset if the Energy Efficient Ethernet (EEE\_ENABLE) bit in the Port x MAC Transmit Configuration Register (MAC\_TX\_CFG\_x) is low.

## 10.3 Switch Engine (SWE)

The Switch Engine (SWE) is a VLAN layer 2 (link layer) switching engine supporting 3 ports. The SWE supports the following types of frame formats: untagged frames, VLAN tagged frames and priority tagged frames. The SWE supports both the 802.3 and Ethernet II frame formats.

The SWE provides the control for all forwarding/filtering rules. It handles the address learning and aging and the destination port resolution based upon the MAC address and VLAN of the packet. The SWE implements the standard bridge port states for spanning tree and provides packet metering for input rate control. It also implements port mirroring, broadcast throttling and multicast pruning and filtering. Packet priorities are supported based on the IPv4 TOS bits and IPv6 Traffic Class bits using a DIFFSERV Table mapping, the non-DIFFSERV mapped IPv4 precedence bits, VLAN priority using a per port Priority Regeneration Table, DA based static priority and Traffic Class mapping to one of 4 QoS transmit priority queues.

The following sections detail the various features of the Switch Engine.

### 10.3.1 MAC ADDRESS LOOKUP TABLE

The Address Logic Resolution (ALR) maintains a 512 entry MAC Address Table. The ALR searches the table for the destination MAC address. If the search finds a match, the associated data is returned indicating the destination port or ports, whether to filter the packet, the packet's priority (used if enabled) and whether to override the ingress and egress spanning tree port state. Figure 10-1 displays the ALR table entry structure. Refer to the Switch Engine ALR Write Data 0 Register (SWE\_ALR\_WR\_DAT\_0) and the Switch Engine ALR Write Data 1 Register (SWE\_ALR\_WR\_DAT\_1) for detailed descriptions of these bits.

## FIGURE 10-1: ALR TABLE ENTRY STRUCTURE



#### 10.3.1.1 Learning/Aging/Migration

The ALR adds new MAC addresses upon ingress along with the associated receive port.

If the source MAC address already exists, the entry is refreshed. This action serves two purposes. First, if the source port has changed due to a network reconfiguration (migration), it is updated. Second, each instance the entry is refreshed, the age status bits are set, keeping the entry active. Learning can be disabled per port via the Enable Learning on Ingress field of the Switch Engine Port Ingress Configuration Register (SWE\_PORT\_INGRSS\_CFG).

During each aging period, the ALR scans the learned MAC addresses. For entries which have an age status greater than 0, the ALR decrements the age. As mentioned above, if a MAC address is subsequently refreshed, the age status bits will be set again and the process would repeat. If a learned entry already had its age status bits decremented to 0 (by previous scans), the ALR will instead remove the learned entry. Four scans need to occur for a MAC address to be aged and removed. Since the first scan could occur immediately following the add or refresh of an entry, an entry will be aged and removed after a minimum of 3 age periods and a maximum of 4 age periods.

The minimum aging time is programmable using the Aging Time field of the Switch Engine ALR Configuration Register (SWE\_ALR\_CFG) in 1 second increments from 1 second to approximately 69 minutes. The maximum aging time is 33% higher.

The ALR Age Test bit in the Switch Engine ALR Configuration Register (SWE\_ALR\_CFG) changes the Aging Time from seconds to milliseconds.

Aging can be disabled by clearing the ALR Age Enable field of the Switch Engine ALR Configuration Register (SWE\_AL-R\_CFG).

### 10.3.1.2 Static Entries

If a MAC address entry is manually added by the host CPU, it can be (and typically is) marked as Static. Static entries are not subjected to the aging process. Static entries also cannot be changed by the learning process (including migration).

#### 10.3.1.3 Multicast Pruning

The destination port that is returned as a result of a destination MAC address lookup may be a single port or any combination of ports. The latter is used to setup multicast address groups. An entry with a multicast MAC address would be entered manually by the host CPU with the appropriate destination port(s). Typically, the <u>Static</u> bit should also be set to prevent automatic aging of the entry.

#### 10.3.1.4 Broadcast Entries

If desired, the host CPU can manually add the broadcast address of 0xFFFFFFFFFFFFFFF. This feature is enabled by setting the Allow Broadcast Entries field of the Switch Engine ALR Configuration Register (SWE\_ALR\_CFG). Typically, the Static bit should also be set in the ALR entry to prevent automatic aging of the entry.

#### 10.3.1.5 Address Filtering

Filtering can be performed on a destination MAC address. Such an entry would be entered manually by the host CPU with the Filter bit active. Typically, the Static bit should also be set to prevent automatic aging of the entry.

**Note:** To meet the IEEE 802.1 Filtering Database requirements, the MAC addresses of 01-80-C2-00-00-01 through 01-80-C2-00-00-0F should be added into the ALR address table as filtering entries by either EEPROM sequence or by software. The MAC address of 01-80-C2-00-00-00 is typically added as a forwarding entry to direct BPDU frames to the host CPU.

#### 10.3.1.6 Spanning Tree Port State Override

A special spanning tree port state override setting can be applied to MAC address entries. When the host CPU manually adds an entry with both the Static and Age 1/Override bits set, packets with a matching destination address will bypass the spanning tree port state (except the Disabled state) and will be forwarded. This feature is typically used to allow the reception of the BPDU packets while a port is in the non-forwarding state. Refer to Section 10.3.5, "Spanning Tree Support," on page 218 for additional details.

#### 10.3.1.7 MAC Destination Address Lookup Priority

If enabled, globally via the DA Highest Priority field in the Switch Engine Global Ingress Configuration Register (SWE\_-GLOBAL\_INGRSS\_CFG) along with the, per entry, Priority Enable bit, the transmit priority for MAC address entries is taken from the associated data of that entry.

#### 10.3.1.8 ALR Result Override

Results from the ALR Destination MAC lookup can be overridden on a per port basis. This feature is enabled by setting the appropriate ALR Override Enable bit in the Switch Engine ALR Override Register (SWE\_ALR\_OVERRIDE). When enabled, the destination port from the ALR Destination MAC Address lookup is replaced with the appropriate ALR Override Destination field in the Switch Engine ALR Override Register (SWE\_ALR\_OVERRIDE).

The ALR Spanning Tree Override, Static, Filter and Priority results for the Destination MAC Address are still used.

**Note:** Forwarding rules described in Section 10.3.2 are still followed.

#### 10.3.1.9 Host Access

**Note:** Refer to Section 10.7.3.1, on page 290 through Section 10.7.3.6, on page 297 for detailed definitions of the registers.

#### ADD, DELETE, AND MODIFY ENTRIES

The ALR contains a learning engine that is used by the host CPU to add, delete and modify the MAC Address Table. This engine is accessed by using the Switch Engine ALR Command Register (SWE\_ALR\_CMD), the Switch Engine ALR Command Status Register (SWE\_ALR\_CMD\_STS), the Switch Engine ALR Write Data 0 Register (SWE\_AL-R WR DAT 0) and the Switch Engine ALR Write Data 1 Register (SWE ALR WR DAT 1). The following procedure should be followed in order to add, delete and modify the ALR entries:

- 1. Write the Switch Engine ALR Write Data 0 Register (SWE\_ALR\_WR\_DAT\_0) and the Switch Engine ALR Write Data 1 Register (SWE\_ALR\_WR\_DAT\_1) with the desired MAC address and control bits. An entry can be deleted by setting the Valid bit to 0.
- 2. Set the Make Entry bit in the Switch Engine ALR Command Register (SWE\_ALR\_CMD).
- 3. Poll the Operation Pending bit in the Switch Engine ALR Command Status Register (SWE\_ALR\_CMD\_STS) until it is cleared.

### READ ENTRIES

The ALR contains a search engine that is used by the host to read the MAC Address Table. This engine is accessed by using the Switch Engine ALR Command Register (SWE\_ALR\_CMD), the Switch Engine ALR Command Status Register (SWE\_ALR\_CMD\_STS), Switch Engine ALR Read Data 0 Register (SWE\_ALR\_RD\_DAT\_0) and the Switch Engine ALR Read Data 1 Register (SWE\_ALR\_RD\_DAT\_1).

**Note:** The entries read are not necessarily in the same order as they were learned or manually added.

The following procedure should be followed in order to read the ALR entries:

- 1. Set the Get First Entry bit in the Switch Engine ALR Command Register (SWE\_ALR\_CMD).
- 2. Poll the Operation Pending bit in the Switch Engine ALR Command Status Register (SWE\_ALR\_CMD\_STS) until it is cleared.
- 3. If the Valid bit in the Switch Engine ALR Read Data 0 Register (SWE\_ALR\_RD\_DAT\_0) is set, then the entry is valid and the data from the Switch Engine ALR Read Data 0 Register (SWE\_ALR\_RD\_DAT\_0) and the Switch Engine ALR Read Data 1 Register (SWE\_ALR\_RD\_DAT\_1) can be stored.
- 4. If the End of Table bit in the Switch Engine ALR Read Data 0 Register (SWE\_ALR\_RD\_DAT\_0) is set, then exit.
- 5. Set the Get Next Entry bit in the Switch Engine ALR Command Register (SWE\_ALR\_CMD).
- 6. Go to step 3.

### 10.3.2 FORWARDING RULES

Upon ingress, packets are filtered or forwarded based on the following rules:

- If the destination port equals the source port (local traffic), the packet is filtered. (This rule is for a destination MAC address which is found in the ALR table and the ALR result indicates a single destination port.)
- If the source port is in the Disabled state, via the Switch Engine Port State Register (SWE\_PORT\_STATE), the packet is filtered.
- If the source port is in the Learning or Listening / Blocking state, via the Switch Engine Port State Register (SWE\_PORT\_STATE), the packet is filtered (unless the Spanning Tree Port State Override is in effect).
- If the packet is a multicast packet and it is identified as a IGMP or MLD packet and IGMP/MLD monitoring is enabled (respectively), via the Switch Engine Global Ingress Configuration Register (SWE\_GLOBAL\_IN-GRSS\_CFG), the packet is redirected to the IGMP/MLD monitor port(s). This check is not done on special tagged packets from the host CPU port when an ALR lookup is not requested. Refer to Section 10.3.10.1, "Packets from the Host CPU," on page 224 for additional information.
- If the destination port is in the disabled state, via the Switch Engine Port State Register (SWE\_PORT\_STATE), the packet is filtered. (This rule is for a destination MAC address which is found in the ALR table and the ALR result indicates a single destination port. When there are multiple destination ports or when the MAC address is not found, the packet is sent to only those ports that are in the Forwarding state. This rule is also suppressed if ALR Result Override is enabled.
- If the destination port is in the Learning or Listening / Blocking state, via the Switch Engine Port State Register (SWE\_PORT\_STATE), the packet is filtered (unless the Spanning Tree Port State Override is in effect). (This rule is for a destination MAC address which is found in the ALR table and the ALR result indicates a single destination port. When there are multiple destination ports or when the MAC address is not found, the packet is sent to only those ports that are in the Forwarding state. This rule is also suppressed if ALR Result Override is enabled.)
- If the Age 0/Filter bit for the Destination Address is set in the ALR table, the packet is filtered.
- If the packet has a unicast destination MAC address which is not found in the ALR table and the Drop Unknown field in the Switch Engine Global Ingress Configuration Register (SWE\_GLOBAL\_INGRSS\_CFG) is set, the packet is filtered.
- If the packet has a multicast destination MAC address which is not found in the ALR table and the Filter Multicast field in the Switch Engine Global Ingress Configuration Register (SWE\_GLOBAL\_INGRSS\_CFG) is set, the packet is filtered.

- If the packet has a broadcast destination MAC address and the Broadcast Storm Control level has been reached, the packet is discarded.
- If the Drop on Yellow field in the Buffer Manager Configuration Register (BM\_CFG) is set, the packet is colored Yellow and randomly selected, it is discarded.
- If the Drop on Red field in the Buffer Manager Configuration Register (BM\_CFG) is set and the packet is colored Red, it is discarded.
- If the destination address was not found in the ALR table (an unknown or a broadcast) and the Broadcast Buffer Level is exceeded, the packet is discarded.
- If there is insufficient buffer space, the packet is discarded.
- If the destination address was not found in the ALR table (an unknown or a broadcast) or the destination address
  was found in the ALR table with the ALR result indicating multiple destination ports and the port forward states
  resulted in zero valid destination ports, the packet is filtered.
- For cases where the packet is not filtered, the ALR Override Enable bit in the Switch Engine ALR Override Register (SWE\_ALR\_OVERRIDE) is checked for the source port and, if set, the packet is redirected to the specified override destination.

When the switch is enabled for VLAN support, these following rules also apply:

- If the packet is untagged or priority tagged and the Admit Only VLAN field in the Switch Engine Admit Only VLAN Register (SWE\_ADMT\_ONLY\_VLAN) for the ingress port is set, the packet is filtered.
- If the packet is tagged and has a VID equal to FFFh, it is filtered.
- If Enable Membership Checking field in the Switch Engine Port Ingress Configuration Register (SWE\_PORT\_IN-GRSS\_CFG) is set, Admit Non Member field in the Switch Engine Admit Non Member Register (SWE\_AD-MT\_N\_MEMBER) is cleared and the source port is not a member of the incoming VLAN, the packet is filtered.
- If Enable Membership Checking field is set and the destination port is not a member of the incoming VLAN, the packet is filtered. (This rule is for a destination MAC address which is found in the ALR table and the ALR result indicates a single destination port. When there are multiple destination ports or when the MAC address is not found, the packet is sent to only those ports that are members of the VLAN. This rule is also suppressed if ALR Result Override is enabled.)
- If the destination address was not found in the ALR table (an unknown or broadcast) or the destination address was found in the ALR table with the ALR result indicating multiple destination ports and the VLAN broadcast domain containment resulted in zero valid destination ports, the packet is filtered.
- For the last three cases, if the VID is not in the VLAN table, the VLAN is considered foreign and the membership result is NULL. A NULL membership will result in the packet being filtered if Enable Membership Checking is set. A NULL membership will also result in the packet being filtered if the destination address is not found in the ALR table (since the packet would have no destinations).


#### 10.3.3 TRANSMIT PRIORITY QUEUE SELECTION

The transmit priority queue may be selected from five options. As shown in Figure 10-2, the priority may be based on:

- · The static value for the destination address in the ALR table
- The precedence bits in the IPv4 TOS octet
- The DIFFSERV mapping table indexed by the IPv4 TOS octet or the IPv6 Traffic Class octet
- The VLAN tag priority field using the per port Priority Regeneration table
- The port default with separate values for packets with or without a broadcast destination address.


All options are sent through the Traffic Class table which maps the selected priority to one of the four output queues.





The transmit queue priority is based on the packet type and device configuration as shown in Figure 10-3. Refer to Section 10.7.3.17, "Switch Engine Global Ingress Configuration Register (SWE\_GLOBAL\_INGRSS\_CFG)," on page 308 for definitions of the configuration bits.

### FIGURE 10-3: SWITCH ENGINE TRANSMIT QUEUE CALCULATION



### 10.3.3.1 Port Default Priority

As detailed in Figure 10-3, the default priority is based on the ingress port's priority bits in its port VID value. Separate values exist for packets with or without a broadcast destination address. The PVID table is read and written by using the Switch Engine VLAN Command Register (SWE\_VLAN\_CMD), the Switch Engine VLAN Write Data Register (SWE\_VLAN\_WR\_DATA), the Switch Engine VLAN Read Data Register (SWE\_VLAN\_RD\_DATA) and the Switch Engine VLAN Command Status Register (SWE\_VLAN\_CMD\_STS). Refer to Section 10.7.3.9, on page 301 through Section 10.7.3.12, on page 306 for detailed VLAN register descriptions.

### 10.3.3.2 IP Precedence Based Priority

The transmit priority queue can be chosen based on the Precedence bits of the IPv4 TOS octet. This is supported for tagged and non-tagged packets for both type field and length field encapsulations. The Precedence bits are the three most significant bits of the IPv4 TOS octet.

### 10.3.3.3 DIFFSERV Based Priority

The transmit priority queue can be chosen based on the DIFFSERV usage of the IPv4 TOS or IPv6 Traffic Class octet. This is supported for tagged and non-tagged packets for both type field and length field encapsulations.

The DIFFSERV table is used to determine the packet priority from the 6-bit Differentiated Services (DS) field. The DS field is defined as the six most significant bits of the IPv4 TOS octet or the IPv6 Traffic Class octet and is used as an index into the DIFFSERV table. The output of the DIFFSERV table is then used as the priority. This priority is then passed through the Traffic Class table to select the transmit priority queue.

**Note:** The DIFFSERV table is not initialized upon reset or power-up. If DIFFSERV is enabled, then the full table must be initialized by the host.

The DIFFSERV table is read and written by using the Switch Engine DIFFSERV Table Command Register (SWE\_DIFF-SERV\_TBL\_CFG), the Switch Engine DIFFSERV Table Write Data Register (SWE\_DIFFSERV\_TBL\_WR\_DATA), the Switch Engine DIFFSERV Table Read Data Register (SWE\_DIFFSERV\_TBL\_RD\_DATA) and the Switch Engine DIFF-SERV Table Command Status Register (SWE\_DIFFSERV\_TBL\_CMD\_STS). Refer to Section 10.7.3.13, on page 306 through Section 10.7.3.16, on page 307 for detailed DIFFSERV register descriptions.


### 10.3.3.4 VLAN Priority

As detailed in Figure 10-3, the transmit priority queue can be taken from the priority field of the VLAN tag. The VLAN priority is sent through a per port Priority Regeneration table, which is used to map the VLAN priority into a user defined priority.

The Priority Regeneration table is programmed by using the Switch Engine Port 0 Ingress VLAN Priority Regeneration Table Register (SWE\_INGRSS\_REGEN\_TBL\_0), the Switch Engine Port 1 Ingress VLAN Priority Regeneration Table Register (SWE\_INGRSS\_REGEN\_TBL\_1) and the Switch Engine Port 2 Ingress VLAN Priority Regeneration Table Register (SWE\_INGRSS\_REGEN\_TBL\_2). Refer to Section 10.7.3.34, on page 321 through Section 10.7.3.36, on page 323 for detailed descriptions of these registers.

#### 10.3.4 VLAN SUPPORT

The Switch Engine supports 16 active VLANs out of a possible 4096. The VLAN table contains the 16 active VLAN entries, each consisting of the VID, the port membership and un-tagging instructions.



#### FIGURE 10-4: VLAN TABLE ENTRY STRUCTURE

On ingress, if a packet has a VLAN tag containing a valid VID (not 000h or FFFh), the VID table is searched. If the VID is found, the VLAN is considered active and the membership and un-tag instruction is used. If the VID is not found, the VLAN is considered foreign and the membership result is NULL. A NULL membership will result in the packet being filtered if Enable Membership Checking is set. A NULL membership will also result in the packet being filtered if the destination address is not found in the ALR table (since the packet would have no destinations).

On ingress, if a packet does not have a VLAN tag or if the VLAN tag contains VID with a value of 0 (priority tag), the packet is assigned a VLAN based on the Port Default VID (PVID) and Priority. The PVID is then used to access the above VLAN table. The usage of the PVID can be forced by setting the 802.1Q VLAN Disable field in the Switch Engine Global Ingress Configuration Register (SWE\_GLOBAL\_INGRSS\_CFG), in effect creating port based VLANs.

The VLAN membership of the packet is used for ingress and egress checking and for VLAN broadcast domain containment. The un-tag instructions are used at egress on ports defined as hybrid ports.

Refer to Section 10.7.3.9, on page 301 through Section 10.7.3.12, on page 306 for detailed VLAN register descriptions.

### 10.3.5 SPANNING TREE SUPPORT

Hardware support for the Spanning Tree Protocol (STP) and the Rapid Spanning Tree Protocol (RSTP) includes a per port state register as well as the override bit in the MAC Address Table entries (Section 10.3.1.6, on page 212) and the host CPU port special tagging (Section 10.3.10, on page 224).

The Switch Engine Port State Register (SWE\_PORT\_STATE) is used to place a port into one of the modes as shown in Table 10-1. Normally only Port 1 and Port 2 are placed into modes other than forwarding. Port 0, which is connected to the host CPU, should normally be left in forwarding mode.

Port State	Hardware Action	Software Action
11 - Disabled	Received packets on the port are always discarded. Transmissions to the port are always blocked.	The host CPU may attempt to send packets to the port in this state, but they will not be transmitted.
	Learning on the port is disabled.	
01 - Blocking	Received packets on the port are dis- carded unless overridden. Transmissions to the port are blocked unless overridden. Learning on the port is disabled.	The MAC Address Table should be programmed with entries that the host CPU needs to receive (e.g., the BPDU address). The Static and Age 1/ Override bits should be set. The host CPU may send packets to the port in this state. Only packets with STP override will be trans- mitted. There is no hardware distinction between the Block- ing and Listening states.
01 - Listening	Received packets on the port are dis- carded unless overridden. Transmissions to the port are blocked unless overridden. Learning on the port is disabled.	The MAC Address Table should be programmed with entries that the host CPU needs to receive (e.g., the BPDU address). The Static and Age 1/ Override bits should be set. The host CPU may send packets to the port in this state. Only packets with STP override will be trans- mitted.

### TABLE 10-1: SPANNING TREE STATES

TABLE 10-1:	SPANNING TREE STATES (CONTINUED)
-------------	----------------------------------

Port State	Hardware Action	Software Action
10 - Learning	Received packets on the port are dis- carded unless overridden. Transmissions to the port are blocked unless overridden.	The MAC Address Table should be programmed with entries that the host CPU needs to receive (e.g., the BPDU address). The Static and Age 1/ Override bits should be set.
	Learning on the port is enabled.	The host CPU may send packets to the port in this state. Only packets with STP override will be trans- mitted.
00 - Forwarding	Received packets on the port are for- warded normally.	The MAC Address Table should be programmed with entries that the host CPU needs to receive (e.g., the BPDU address). The Static and Age 1/
	Transmissions to the port are sent nor- mally.	Override bits should be set.
	Learning on the port is enabled.	The host CPU may send packets to the port in this state.

### 10.3.6 INGRESS FLOW METERING AND COLORING

Hardware ingress rate limiting is supported by metering packet streams and marking packets as either Green, Yellow or Red according to three traffic parameters: Committed Information Rate (CIR), Committed Burst Size (CBS) and Excess Burst Size (EBS). A packet is marked Green if it does not exceed the CBS, Yellow if it exceeds to CBS but not the EBS or Red otherwise.

Ingress flow metering and coloring is enabled via the Ingress Rate Enable field in the Switch Engine Ingress Rate Configuration Register (SWE\_INGRSS\_RATE\_CFG). Once enabled, each incoming packet is classified into a stream. Streams are defined as per port (3 streams), per priority (8 streams) or per port & priority (24 streams) as selected via the Rate Mode field in the Switch Engine Ingress Rate Configuration Register (SWE\_INGRSS\_RATE\_CFG). Each stream can have a different CIR setting. All streams share common CBS and EBS settings. CIR, CBS and EBS are programmed via the Switch Engine Ingress Rate Command Register (SWE\_INGRSS\_RATE\_CMD) and the Switch Engine Ingress Rate Write Data Register (SWE\_INGRSS\_RATE\_WR\_DATA).

Each stream is metered according to RFC 2697. At the rate set by the CIR, two token buckets are credited per stream. First, the Committed Burst bucket is incremented up to the maximum set by the CBS. Once the Committed Burst bucket is full, the Excess Burst bucket is incremented up to the maximum set by the EBS. The CIR rate is specified in time per byte. The value programmed is in approximately 20 ns per byte increments. Typical values are listed in Table 10-2. When a port is receiving at 10 Mbps, any setting faster than 39 has the effect of not limiting the rate.

CIR Setting	Time Per Byte	Bandwidth	
0-3	80 ns	100 Mbps	
4	100 ns	80 Mbps	
5	120 ns 67 Mbps		
6	140 ns	57 Mbps	
7	160 ns	50 Mbps	
9	200 ns	40 Mbps	
12	260 ns 31 Mbps		
19	9 400 ns 20 Mbps		
39	800 ns	10 Mbps	

### TABLE 10-2: TYPICAL INGRESS RATE SETTINGS

CIR Setting	Time Per Byte	Bandwidth	
79	79 1600 ns 5 Mbps		
160	3220 ns 2.5 Mbps		
402	8060 ns	1 Mbps	
804	16100 ns	500 kbps	
1610	10 32220 ns 250 kbps		
4028	80580 ns 100 kbps		
8056	161140 ns	50 kbps	

After each packet is received, the bucket is decremented. If the Committed Burst bucket has sufficient tokens, it is debited and the packet is colored Green. If the Committed Burst bucket lacks sufficient tokens for the packet, the Excess Burst bucket is checked. If the Excess Burst bucket has sufficient tokens, it is debited, the packet is colored Yellow and is subjected to random discard. If the Excess Burst bucket lacks sufficient tokens for the packet, the packet is colored Red and is discarded.

**Note:** All of the token buckets are initialized to the default value of 1536. If lower values are programmed into the CBS and EBS parameters, the token buckets will need to be normally depleted below these values before the values have any effect on limiting the maximum value of the token buckets.


Refer to Section 10.7.3.26, on page 316 through Section 10.7.3.30, on page 319 for detailed register descriptions.

#### 10.3.6.1 Ingress Flow Calculation

Based on the flow monitoring mode, an ingress flow definition can include the ingress priority. This is calculated similarly to the transmit queue with the exception that the Traffic Class table is not used. As shown in Figure 10-2, the priority can be based on:


- The static value for the destination address in the ALR table
- · The precedence bits in the IPv4 TOS octet
- The DIFFSERV mapping table indexed by the IPv4 TOS octet or the IPv6 Traffic Class octet
- The VLAN tag priority field using the per port Priority Regeneration table
- The port default with separate values for packets with or without a broadcast destination address.

#### FIGURE 10-5: SWITCH ENGINE INGRESS FLOW PRIORITY SELECTION



The ingress flow calculation is based on the packet type and the device configuration as shown in Figure 10-6.

### FIGURE 10-6: SWITCH ENGINE INGRESS FLOW PRIORITY CALCULATION



## 10.3.7 BROADCAST STORM CONTROL

In addition to ingress rate limiting, the device supports hardware broadcast storm control on a per port basis. This feature is enabled via the Switch Engine Broadcast Throttling Register (SWE\_BCST\_THROT). The allowed rate per port is specified as the number of bytes multiplied by 64 allowed to be received every 1.72 ms interval. Packets that exceed this limit are dropped. Typical values are listed in Table 10-3. When a port is receiving at 10 Mbps, any setting above 34 has the effect of not limiting the rate.

Broadcast Throttle Level	Bandwidth
252	75 Mbps
168	50 Mbps
134	40 Mbps
67	20 Mbps
34	10 Mbps
17	5 Mbps
8	2.4 Mbps
4	1.2 Mbps
3	900 kbps
2	600 kbps
1	300 kbps

## TABLE 10-3: TYPICAL BROADCAST RATE SETTINGS

In addition to the rate limit, the Buffer Manager Broadcast Buffer Level Register (BM\_BCST\_LVL) specifies the maximum number of buffers that can be used by broadcasts, multicasts and unknown unicasts.

## 10.3.8 IPV4 IGMP / IPV6 MLD SUPPORT

The device provides Internet Group Management Protocol (IGMP) and Multicast Listener Discovery (MLD) hardware support using two mechanisms: IGMP/MLD monitoring and Multicast Pruning.

On ingress, if the Enable IGMP Monitoring field in the Switch Engine Global Ingress Configuration Register (SWE\_-GLOBAL\_INGRSS\_CFG) is set, IGMP *multicast* packets are trapped and redirected to the MLD/IGMP Monitor Port (typically set to the port to which the host CPU is connected). IGMP packets are identified as IPv4 packets with a protocol of 2. Both Ethernet and IEEE 802.3 frame formats are supported as are VLAN tagged packets.

On ingress, if the Enable MLD Monitoring field in the Switch Engine Global Ingress Configuration Register (SWE\_-GLOBAL\_INGRSS\_CFG) is set, MLD *multicast* packets are trapped and redirected to the MLD/IGMP Monitor Port (typically set to the port to which the host CPU is connected). MLD packets are identified as IPv6 packets with a Next Header value or a Hop-by-Hop Next Header value of 58 decimal (ICMPv6). Optionally, via the Enable Other MLD Next Headers field in the Switch Engine Global Ingress Configuration Register (SWE\_GLOBAL\_INGRSS\_CFG), IPv6 Next Header values or Hop-by-Hop Next Header values of 43 (Routing), 44 (Fragment), 50 (ESP), 51 (AH) and 60 (Destination Options) can be enabled. Optionally, via the Enable Any MLD Hop-by-Hop Next Header field in the Switch Engine Global Ingress Configuration Register (SWE\_GLOBAL\_INGRSS\_CFG), all Hop-by-Hop Next Header values can be enabled. Both Ethernet and IEEE 802.3 frame formats are supported as are VLAN tagged packets.

**Note:** There is a limitation with packets using the IEEE 802.3 frame format. For single and double (such as in the case of a CPU tag and VLAN tag) tagged packets, the Hop-by-Hop Next Header value can not be reached within the 64 byte processing limit and therefore would not be detected.

Once the IGMP or MLD packets are received by the host CPU, the host software can decide which port or ports need to be members of the multicast group. This group is then added to the ALR table as detailed in Section 10.3.1.3, "Multicast Pruning," on page 212. The host software should also forward the original IGMP or MLD packet if necessary.

Normally, packets are never transmitted back to the receiving port. For IGMP/MLD monitoring, this may optionally be enabled via the Allow Monitor Echo field in the Switch Engine Global Ingress Configuration Register (SWE\_-GLOBAL\_INGRSS\_CFG). This function would be used if the monitoring port wished to participate in the IGMP/MLD group without the need to perform special handling in the transmit portion of the driver software.

Note: Most forwarding rules are skipped when a packet is monitored. However, a packet is still filtered if:

- The source port is in the Disabled state.
- The source port is in the Learning or Listening / Blocking state (unless Spanning Tree Port State Override is in effect.
- VLANs are enabled, the packet is untagged or priority tagged and the Admit Only VLAN bit for the ingress port is set.
- VLANs are enabled and the packet is tagged and had a VID equal to FFFh.
- VLANs are enabled, Enable Membership Checking on Ingress is set, Admit Non Member is cleared and the source port is not a member of the incoming VLAN.

### 10.3.9 PORT MIRRORING

The device supports port mirroring where packets received or transmitted on a port or ports can also be copied onto another "sniffer" port.

Port mirroring is configured using the Switch Engine Port Mirroring Register (SWE\_PORT\_MIRROR). Multiple mirrored ports can be defined, but only one sniffer port can be defined.

When receive mirroring is enabled via the Enable RX Mirroring field, packets that are forwarded from a port designated as a Mirrored Port are also transmitted by the Sniffer Port. For example, Port 2 is setup to be a mirrored port and Port 0 is setup to be the sniffer port. If a packet is received on Port 2 with a destination of Port 1, it is forwarded to both Port 1 and Port 0.

When transmit mirroring is enabled via the Enable TX Mirroring field, packets that are forwarded to a port designated as a Mirrored Port are also transmitted by the Sniffer Port. For example, Port 2 is setup to be a mirrored port and Port 0 is setup to be the sniffer port. If a packet is received on Port 1 with a destination of Port 2, it is forwarded to both Port 2 and Port 0.

A packet will never be transmitted out of the receiving port. A receive packet is not normally mirrored if it is filtered. This can optionally be enabled via the Enable RX Mirroring Filtered field.

#### 10.3.10 HOST CPU PORT SPECIAL TAGGING

The Switch Engine Ingress Port Type Register (SWE\_INGRSS\_PORT\_TYP) and the Buffer Manager Egress Port Type Register (BM\_EGRSS\_PORT\_TYPE) are used to enable a special VLAN tag that is used by the host CPU. This special tag is used to specify the port(s) where packets from the CPU should be sent and to indicate which port received the packet that was forwarded to the CPU.

#### 10.3.10.1 Packets from the Host CPU

The Switch Engine Ingress Port Type Register (SWE\_INGRSS\_PORT\_TYP) configures the switch to use the special VLAN tag in packets from the host CPU as a destination port indicator. A setting of 11b should be used on the port that is connected to the host CPU (typically Port 0). A setting of 00b should be used on the normal network ports.

The special VLAN tag is a normal VLAN tag where the VID field is used as the destination port indicator.

VID bit 3 indicates a request for an ALR lookup.

If VID bit 3 is zero, then bits 0 and 1 specify the destination port (0, 1, 2) or broadcast (3). Bit 4 is used to specify if the STP port state should be overridden. When set, the packet will be transmitted, even if the destination port(s) is (are) in the Learning or Listening / Blocking state.

If VID bit 3 is one, then the normal ALR lookup is performed and learning is performed on the source address (if enabled in the Switch Engine Port Ingress Configuration Register (SWE\_PORT\_INGRSS\_CFG) and the port state for the CPU port is set to Forwarding or Learning). The STP port state override is taken from the ALR entry.

VID bit 5 indicates a request to calculate the packet priority (and egress queue) based on the packet contents.

If VID bit 5 is zero, the PRI field from the VLAN tag is used as the packet priority.

If VID bit 5 is one, the packet priority is calculated from the packet contents. The procedure described in Section 10.3.3, "Transmit Priority Queue Selection," on page 214 is followed with the exception that the special tag is skipped and the VLAN priority is taken from the second VLAN tag, if it exists. VID bit 6 indicates a request to follow VLAN rules.

If VID bit 6 is zero, a default membership of "all ports" is assumed and no VLAN rules are followed.

If VID bit 6 is one, all ingress and egress VLAN rules are followed. The procedure described in Section 10.3.2, "Forwarding Rules," on page 213 is followed with the exception that the special tag is skipped and the VID is taken from the second VLAN tag if it exists.

Upon egress from the destination port(s), the special tag is removed. If a regular VLAN tag needs to be sent as part of the packet, then it should be part of the packet data from the host CPU following the special tag.

When specifying Port 0 as the destination port, the VID will be set to 0. A VID of 0 is normally considered a priority tagged packet. Such a packet will be filtered if Admit Only VLAN is set on the host CPU port. Either avoid setting Admit Only VLAN on the host CPU port or set an unused bit in the VID field.

**Note:** The maximum size tagged packet that can normally be sent into a switch port (on port 0) is 1522 bytes. Since the special tag consumes four bytes of the packet length, the outgoing packet is limited to 1518 bytes, even if it contains a regular VLAN tag as part of the packet data. If a larger outgoing packet is required, the Jumbo2K bit in the Port x MAC Receive Configuration Register (MAC\_RX\_CFG\_x) of Port 0 should be set.

#### 10.3.10.2 Packets to the Host CPU

The Buffer Manager Egress Port Type Register (BM\_EGRSS\_PORT\_TYPE) configures the switch to add the special VLAN tag in packets to the host CPU as a source port indicator. A setting of 11b should be used only on the port that is connected to the host CPU (typically Port 0). Other settings can be used on the normal network ports as needed.

The special VLAN tag is a normal VLAN tag where:

- The priority field indicates the packet's priority as classified on receive.
- Bits 0 and 1 of the VID field specify the source port (0, 1 or 2).
- Bit 3 of the VID field indicates the packet was a monitored IGMP or MLD packet.
- Bit 4 of the VID field indicates STP override was set (Static and Age 1/Override bits set) in the ALR entry for the packet's Destination MAC Address.
- Bit 5 of the VID field indicates the Static bit was set in the ALR entry for the packet's Destination MAC address.
- Bit 6 of the VID field indicates Priority Enable was set in the ALR entry for the packet's Destination MAC address.
- Bits 7, 8 and 9 of the VID field are the Priority field in the ALR entry for the packet's Destination MAC address these can be used as a tag to identify different packet types (PTP, RSTP, etc.) when the host CPU adds MAC address entries.

**Note:** Bits 4 through 9 of the VID field will be all zero for Destination MAC Addresses that have been learned (i.e., not added by the host) or are not found in the ALR table (i.e., not learned or added by the host).

Upon egress from the host CPU port, the special tag is added. If a regular VLAN tag already exists, it is not deleted. Instead it will follow the special tag.

#### 10.3.11 COUNTERS

A counter is maintained per port that contains the number of MAC address that were not learned or were overwritten by a different address due to MAC Address Table space limitations. These counters are accessible via the following registers:

- Switch Engine Port 0 Learn Discard Count Register (SWE LRN DISCRD CNT 0)
- Switch Engine Port 1 Learn Discard Count Register (SWE LRN DISCRD CNT 1)
- Switch Engine Port 2 Learn Discard Count Register (SWE LRN DISCRD CNT 2)

A counter is maintained per port that contains the number of packets filtered at ingress. This count includes packets filtered due to broadcast throttling, but does not include packets dropped due to ingress rate limiting. These counters are accessible via the following registers:

- Switch Engine Port 0 Ingress Filtered Count Register (SWE\_FILTERED\_CNT\_0)
- Switch Engine Port 1 Ingress Filtered Count Register (SWE\_FILTERED\_CNT\_1)
- Switch Engine Port 2 Ingress Filtered Count Register (SWE\_FILTERED\_CNT\_2)

### 10.4 Buffer Manager (BM)

The Buffer Manager (BM) provides control of the free buffer space, the multiple priority transmit queues, transmission scheduling and packet dropping. VLAN tag insertion and removal is also performed by the Buffer Manager. The following sections detail the various features of the Buffer Manager.

### 10.4.1 PACKET BUFFER ALLOCATION

The packet buffer consists of 32 kB of RAM that is dynamically allocated in 128 byte blocks as packets are received. Up to 16 blocks may be used per packet, depending on the packet length. The blocks are linked together as the packet is received. If a packet is filtered, dropped or contains a receive error, the buffers are reclaimed.

### 10.4.1.1 Buffer Limits and Flow Control Levels

The BM keeps track of the amount of buffers used per each ingress port. These counts are used to generate flow control (half-duplex backpressure or full-duplex pause frames) and to limit the amount of buffer space that can be used by any individual receiver (hard drop limit). The flow control and drop limit thresholds are dynamic and adapt based on the current buffer usage. Based on the number of active receiving ports, the drop level and flow control pause and resume thresholds adjust between fixed settings and two user programmable levels via the Buffer Manager Drop Level Register (BM\_DROP\_LVL), the Buffer Manager Flow Control Pause Level Register (BM\_FC\_PAUSE\_LVL) and the Buffer Manager Flow Control Resume Level Register (BM\_FC\_RESUME\_LVL) respectively.

The BM also keeps a count of the number of buffers that are queued for multiple ports (broadcast queue). This count is compared against the Buffer Manager Broadcast Buffer Level Register (BM\_BCST\_LVL) and if the configured drop level is reached or exceeded, subsequent packets are dropped.

### 10.4.2 RANDOM EARLY DISCARD (RED)

Based on the ingress flow monitoring detailed in Section 10.3.6, "Ingress Flow Metering and Coloring," on page 219, packets are colored as Green, Yellow or Red. Packets colored Red are always discarded if the Drop on Red bit in the Buffer Manager Configuration Register (BM\_CFG) is set. If the Drop on Yellow bit in the Buffer Manager Configuration Register (BM\_CFG) is set, packets colored Yellow are randomly discarded based on the moving average number of buffers used by the ingress port.

The probability of a discard is programmable into the Random Discard Weight table via the Buffer Manager Random Discard Table Command Register (BM\_RNDM\_DSCRD\_TBL\_CMD), the Buffer Manager Random Discard Table Write Data Register (BM\_RNDM\_DSCRD\_TBL\_WDATA) and the Buffer Manager Random Discard Table Read Data Register (BM\_RNDM\_DSCRD\_TBL\_RDATA). The Random Discard Weight table contains sixteen entries, each 10-bits wide. Each entry corresponds to a range of the average number of buffers used by the ingress port. Entry 0 is for 0 to 15 buffers, entry 1 is for 16 to 31 buffers, etc. The probability for each entry is set in 1/1024. For example, a setting of 1 is 1-in-1024 or approximately 0.1%. A setting of all ones (1023) is 1023-in-1024 or approximately 99.9%.

Refer to Section 10.7.4.10, "Buffer Manager Random Discard Table Command Register (BM\_RNDM\_DSCRD\_T-BL\_CMD)," on page 332 for additional details on writing and reading the Random Discard Weight table.

### 10.4.3 TRANSMIT QUEUES

Once a packet has been completely received, it is queued for transmit. There are four queues per transmit port, one for each level of transmit priority. Each queue is virtual (if there are no packets for that port/priority, the queue is empty) and dynamic (a queue may have any length if there is enough memory space). When a packet is read from the memory and sent out to the corresponding port, the used buffers are released.

### 10.4.4 TRANSMIT PRIORITY QUEUE SERVICING

When a transmit queue is non-empty, it is serviced and the packet is read from the buffer RAM and sent to the transmit MAC. If there are multiple queues that require servicing, one of two methods may be used: fixed priority ordering or weighted round-robin ordering. If the Fixed Priority Queue Servicing bit in the Buffer Manager Configuration Register (BM\_CFG) is set, a strict order, fixed priority is selected. Transmit queue 3 has the highest priority, followed by 2, 1 and 0. If the Fixed Priority Queue Servicing bit in the Buffer Manager (BM\_CFG) is cleared, a weighted round-robin order is followed. Assuming all four queues are non-empty, the service is weighted with a 9:4:2:1 ratio (queue 3,2,1,0). The servicing is blended to avoid burstiness (e.g., queue 3, then queue 2, then queue 3, etc.).

### 10.4.5 EGRESS RATE LIMITING (LEAKY BUCKET)

For egress rate limiting, the leaky bucket algorithm is used on each output priority queue. For each output port, the bandwidth that is used by each priority queue can be limited. If any egress queue receives packets faster than the specified egress rate, packets will be accumulated in the packet memory. After the memory is used, packet dropping or flow control will be triggered.

Egress rate limiting occurs before the Transmit Priority Queue Servicing, such that a lower priority queue will be serviced if a higher priority queue is being rate-limited.

The egress limiting is enabled per priority queue. After a packet is selected to be sent, its length is recorded. The switch then waits a programmable amount of time, scaled by the packet length, before servicing that queue once again. The amount of time per byte is programmed into the Buffer Manager Egress Rate registers (refer to Section 10.7.4.14 through Section 10.7.4.19 for detailed register definitions). The value programmed is in approximately 20 ns per byte increments. Typical values are listed in Table 10-4. When a port is transmitting at 10 Mbps, any setting above 39 has the effect of not limiting the rate.

Egress Rate Setting	Time Per Byte	Bandwidth @ 64 Byte Packet	Bandwidth @ 512 Byte Packet	Bandwidth @ 1518 Byte Packet	
0-3	80 ns	76 Mbps (Note 1)	96 Mbps (Note 1)	99 Mbps (Note 1)	
4	100 ns	66 Mbps	78 Mbps	80 Mbps	
5	120 ns	55 Mbps	65 Mbps	67 Mbps	
6	140 ns	48 Mbps	56 Mbps	57 Mbps	
7	160 ns	42 Mbps	49 Mbps	50 Mbps	
9	200 ns	34 Mbps	39 Mbps	40 Mbps	
12	260 ns	26 Mbps	30 Mbps	31 Mbps	
19	400 ns	17 Mbps	20 Mbps	20 Mbps	
39	39 800 ns		8.6 Mbps 10 Mbps		
78	1580 ns 4.4 Mbps 5 Mbps		5 Mbps	5 Mbps	
158	158 3180 ns 2.2 Mbps		2.5 Mbps	2.5 Mbps	
396	396 7940 ns		990 kbps	1 Mbps	
794	794 15900 ns		490 kbps	500 kbps	
1589	31800 ns	220 kbps	250 kbps	250 kbps	
3973	79480 ns	79480 ns 87 kbps 98 kbps		100 kbps	
7947	158960 ns	44 kbps	49 kbps	50 kbps	

#### TABLE 10-4: TYPICAL EGRESS RATE SETTINGS

Note 1: These are the unlimited max. bandwidths when IFG and preamble are taken into account.

#### 10.4.6 ADDING, REMOVING AND CHANGING VLAN TAGS

Based on the port configuration and the received packet format, a VLAN tag can be added to, removed from or modified in a packet. There are four received packet type cases: non-tagged, priority-tagged, normal-tagged and CPU special-tagged. There are also four possible settings for an egress port: dumb, access, hybrid and CPU. In addition, each VLAN table entry can specify the removal of the VLAN tag (the entry's un-tag bit).

The tagging/un-tagging rules are specified as follows:

- **Dumb Port** This port type generally does not change the tag.
  - When a received packet is non-tagged, priority-tagged or normal-tagged the packet passes untouched.
  - When a packet is received special-tagged from a CPU port, the special tag is removed.
- Access Port This port type generally does not support tagging.
  - When a received packet is non-tagged, the packet passes untouched.
  - When a received packet is priority-tagged or normal-tagged, the tag is removed.

- When a received packet is special-tagged from a CPU port, the special tag is removed.

- CPU Port Packets transmitted from this port type generally contain a special tag. Special tags are described in detail in Section 10.3.10, "Host CPU Port Special Tagging," on page 224.
- Hybrid Port Generally, this port type supports a mix of normal-tagged and non-tagged packets. It is the most complex, but most flexible port type.

For clarity, the following details the incoming un-tag instruction. As described in Section 10.3.4, "VLAN Support," on page 217, the un-tag instruction is the three un-tag bits from the applicable entry in the VLAN table. The entry in the VLAN table is either the VLAN from the received packet or the ingress port's default VID.

When a received packet is non-tagged, a new VLAN tag is added if two conditions are met. First, the Insert Tag bit for the egress port in the Buffer Manager Egress Port Type Register (BM\_EGRSS\_PORT\_TYPE) must be set. Second, the un-tag bit, for the egress port, from the un-tag instruction associated with the ingress port's default VID, must be cleared. The VLAN tag that is added will have a VID taken from either the ingress or egress port's default VID. The priority of the VLAN tag is either the priority calculated on ingress or the egress port's default. The choice of ingress or egress is determined by the egress port's VID/Priority Select bit in the Buffer Manager Egress Port Type Register (BM\_EGRSS\_PORT\_TYPE).


When a received packet is priority-tagged, either the tag is removed or it is modified. If the un-tag bit, for the egress port, from the un-tag instruction associated with the ingress port's default VID is set, then the tag is removed. Otherwise, the tag is modified. The VID of the new VLAN tag is changed to either the ingress or egress port's default VID. If the Change Priority bit in the Buffer Manager Egress Port Type Register (BM\_EGRSS\_PORT\_TYPE) for the egress port is set, then the Priority field of the new VLAN tag is also changed. The priority of the VLAN tag is either the priority calculated on ingress or the egress port's default. The choice of ingress or egress is determined by the egress port's VID/Priority Select bit.

When a received packet is normal-tagged, either the tag is removed, modified or passed unchanged. If the un-tag bit, for the egress port, from the un-tag instruction associated with the VID in the received packet is set, then the tag is removed. Else, if the Change Tag bit in the Buffer Manager Egress Port Type Register (BM\_EGRSS\_PORT\_TYPE) for the egress port is clear, the packet passes untouched. Else, if both the Change VLAN ID and the Change Priority bits in the Buffer Manager Egress Port Type Register (BM\_EGRSS\_PORT\_TYPE) for the egress port are clear, the packet passes untouched. Otherwise, the tag is modified. If the Change VLAN ID bit for the egress port is set, the VID of the new VLAN tag is changed to either the ingress or egress port's default VID. If the Change Priority bit for the egress or the egress port's default. The choice of ingress or egress is determined by the egress port's VID / Priority Select bit.

When a packet is received special-tagged from a CPU port, the special tag is removed.

Hybrid tagging is summarized in Figure 10-7.





The default VLAN ID and priority of each port may be configured via the following registers:

- Buffer Manager Port 0 Default VLAN ID and Priority Register (BM\_VLAN\_0)
- Buffer Manager Port 1 Default VLAN ID and Priority Register (BM\_VLAN\_1)
- Buffer Manager Port 2 Default VLAN ID and Priority Register (BM\_VLAN\_2)

### 10.4.7 COUNTERS

A counter is maintained per port that contains the number of packets dropped due to buffer space limits and ingress rate limit discarding (Red and random Yellow dropping). These counters are accessible via the following registers:

- Buffer Manager Port 0 Drop Count Register (BM\_DRP\_CNT\_SRC\_0)
- Buffer Manager Port 1 Drop Count Register (BM\_DRP\_CNT\_SRC\_1)
- Buffer Manager Port 2 Drop Count Register (BM\_DRP\_CNT\_SRC\_2)

A counter is maintained per port that contains the number of packets dropped due solely to ingress rate limit discarding (Red and random Yellow dropping). This count value can be subtracted from the drop counter, as described above, to obtain the drop counts due solely to buffer space limits. The ingress rate drop counters are accessible via the following registers:

- Buffer Manager Port 0 Ingress Rate Drop Count Register (BM\_RATE\_DRP\_CNT\_SRC\_0)
- Buffer Manager Port 1 Ingress Rate Drop Count Register (BM RATE DRP CNT SRC 1)
- Buffer Manager Port 2 Ingress Rate Drop Count Register (BM\_RATE\_DRP\_CNT\_SRC\_2)

### 10.5 Switch Fabric Interface Logic

#### 10.5.1 FLOW CONTROL ENABLE LOGIC

Each Switch Fabric port (0,1,2) is provided with two flow control enable inputs, one for transmission and one for reception. Flow control on transmission allows the transmitter to generate back pressure in half-duplex mode and pause packets in full-duplex. Flow control in reception enables the reception of pause packets to pause transmissions.

The state of these enables is based on the state of the port's duplex and Auto-Negotiation settings and results, provided by the attached PHY. For port 0, the PHY is Virtual PHY 0. For port 1, the PHY is either Physical PHY A or Virtual PHY 1, with the appropriate PHY's signals chosen based on the operation mode of the port (internal PHY vs. external pins). For port 2, the PHY is Physical PHY B. The PHY's advertised pause flow control abilities are set via the Symmetric Pause and Asymmetric Pause bits of the PHY's Auto-Negotiation Advertisement Register. This allows the PHY to advertise its flow control abilities and auto-negotiate the flow control settings with its link partner. The link partners' advertised pause flow control abilities are returned via the Symmetric Pause and Asymmetric Pause bits of the PHY's Auto-Negotiation Link Partner Base Ability Register.

The pause flow control settings may also be manually set via the manual flow control registers (Port 1 Manual Flow Control Register (MANUAL\_FC\_1), Port 2 Manual Flow Control Register (MANUAL\_FC\_2) or Port 0 Manual Flow Control Register (MANUAL\_FC\_0)). Table 10-5 details the Switch Fabric flow control enable logic. These registers allow the Switch Fabric ports flow control settings to be manually set when Auto-Negotiation is disabled or the respective manual flow control select bit is set. The currently enabled duplex and flow control settings can also be monitored via these registers.

When in half-duplex mode, the transmit flow control (back pressure) enable is determined directly by the BP\_EN\_x bit of the port's manual flow control register. When Auto-Negotiation is disabled or the MANUAL\_FC\_x bit of the port's manual flow control register is set, the switch port flow control enables during full-duplex are determined by the TX\_FC\_x and RX\_FC\_x bits of the port's manual flow control register. When Auto-Negotiation is enabled and the MANUAL\_FC\_x bit is cleared, the switch port flow control enables during full-duplex are determined by Auto-Negotiation.

**Note:** The flow control values in the PHYs' Auto-Negotiation Advertisement Register are not affected by the values of the manual flow control register.

Case	Manual_FC_X	AN Enable	AN Complete	LP AN Able	Duplex	AN Pause Advertisement (Note 3)	AN ASYM Pause Advertisement (Note 3)	LP Pause Ability (Note 3)	LP ASYM Pause Ability (Note 3)	RX Flow Control Enable	TX Flow Control Enable
-	1	Х	Х	Х	Half	Х	Х	Х	Х	0	BP_EN_x
-	х	0	х	Х	Half	Х	Х	Х	Х	0	BP_EN_x
-	1	Х	х	х	Full	Х	Х	Х	Х	RX_FC_x	TX_FC_x
-	х	0	х	х	Full	х	Х	Х	х	RX_FC_x	TX_FC_x
1	0	1	0	х	Х	х	Х	Х	х	0	0
2	0	1	1	0	Half (Note 2)	х	х	Х	х	0	BP_EN_x
3	0	1	1	1	Half	х	Х	Х	х	0	BP_EN_x
4	0	1	1	1	Full	0	0	Х	Х	0	0
5	0	1	1	1	Full	0	1	0	Х	0	0
6	0	1	1	1	Full	0	1	1	0	0	0
7	0	1	1	1	Full	0	1	1	1	0	1
8	0	1	1	1	Full	1	0	0	Х	0	0
9	0	1	1	1	Full	1	х	1	х	1	1
10	0	1	1	1	Full	1	1	0	0	0	0
11	0	1	1	1	Full	1	1	0	1	1	0

### TABLE 10-5: SWITCH FABRIC FLOW CONTROL ENABLE LOGIC

- **Note 2:** If Auto-Negotiation is enabled and complete, but the link partner is not Auto-Negotiation capable, half-duplex is forced via the parallel detect function.
- **Note 3:** These are the bits from the PHYs' Auto-Negotiation Advertisement and Auto-Negotiation Link Partner Base Ability Registers. If a Switch Fabric Port is connected to a Virtual PHY, these are the local/partner swapped outputs from the Virtual PHY's Auto-Negotiation Advertisement and Auto-Negotiation Link Partner Base Ability Registers. Refer to the Virtual PHY Auto-Negotiation section for more information.

Per Table 10-5, the following cases are possible:

- Case 1 Auto-Negotiation is still in progress. Since the result is not yet established, flow control is disabled.
- **Case 2** Auto-Negotiation is enabled and unsuccessful (link partner not Auto-Negotiation capable). The link partner ability is undefined, effectively a don't-care value, in this case. The duplex setting will default to half-duplex in this case. Flow control is determined by the BP\_EN\_x bit.
- **Case 3** Auto-Negotiation is enabled and successful with half-duplex as a result. The link partner ability is undefined since it only applies to full-duplex operation. Flow control is determined by the BP\_EN\_x bit.
- **Cases 4-11** -Auto-Negotiation is enabled and successful with full-duplex as the result. In these cases, the advertisement registers and the link partner ability controls the RX and TX enables. These cases match IEEE 802.3 Annex 28B.3.
- Cases 4,5,6,8,10 No flow control enabled
- Case 7 Asymmetric pause towards partner (away from switch port)
- Case 9 Symmetric pause

- **Case 11** - Asymmetric pause from partner (towards switch port)

#### 10.5.2 EEE ENABLE LOGIC

Each Switch Fabric port (0,1,2) is provided with an input which permits the generation and decoding of EEE LPI signaling. These signals are in addition to the Switch Fabric ports' Energy Efficient Ethernet (EEE\_ENABLE) bits and are used to check various port conditions such as speed, duplex and mode.

Normally, in order to permit EEE functions, the port must be in internal PHY mode or MII MAC mode, the port speed must be 100 Mbps, the current duplex must be full and the auto-negotiation result must indicate that both the local and partner device support EEE 100 Mbps. In order to prevent an unstable link condition, the PHY link status also must indicate "up" for one second.

### 10.5.2.1 Port 0

Port 0 may only perform EEE functions when in MII MAC mode. The port speed, link status and auto-negotiation result are not available in MII MAC mode and are not considered. The port duplex comes from the Port 0 Virtual PHY, Section 9.3.2, "Virtual PHY in MAC Modes," on page 186.

Port 0 does not perform EEE functions when in MII PHY mode or in RMII MAC or PHY modes.

#### 10.5.2.2 Port 1

Port 1 only performs EEE functions when in internal PHY mode or MII MAC mode.

The port speed, duplex, link status and auto-negotiation result come from physical PHY A, while in internal PHY mode.

While in MII MAC mode, the port speed, link status and auto-negotiation result are not available in MII MAC mode and are not considered. The port duplex comes from the Port 1 Virtual PHY, Section 9.3.2, "Virtual PHY in MAC Modes," on page 186.

Port 1 does not perform EEE functions when in MII PHY mode or in RMII MAC or PHY modes.

### 10.5.2.3 Port 2

The port speed, duplex, link status and auto-negotiation result come from physical PHY B.

### 10.5.3 SWITCH FABRIC CSR INTERFACE

The Switch Fabric CSRs provide register level access to the various parameters of the Switch Fabric. Switch Fabric related registers can be classified into two main categories based upon their method of access: direct and indirect.

The directly accessible Switch Fabric registers are part of the main system CSRs and are detailed in Section 10.6, "Switch Fabric Interface Logic Registers," on page 235. These registers provide Switch Fabric manual flow control (Ports 0-2), data/command registers (for access to the indirect Switch Fabric registers) and switch MAC address configuration.

The indirectly accessible Switch Fabric registers reside within the Switch Fabric and must be accessed indirectly via the Switch Fabric CSR Interface Data Register (SWITCH\_CSR\_DATA) and the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) or the set of Switch Fabric CSR Interface Direct Data Registers (SWITCH\_CSR\_DI-RECT\_DATA). The indirectly accessible Switch Fabric CSRs provide full access to the many configurable parameters of the Switch Engine, Buffer Manager and each switch port. The Switch Fabric CSRs are detailed in Section 10.7, "Switch Fabric Control and Status Registers," on page 250.

#### 10.5.4 SWITCH FABRIC CSR WRITES


To perform a write to an individual Switch Fabric register, the desired data must first be written into the Switch Fabric CSR Interface Data Register (SWITCH\_CSR\_DATA). The write cycle is initiated by performing a single write to the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) with the CSR Busy (CSR\_BUSY) bit set, the CSR Address (CSR\_ADDR[15:0]) field set to the desired register address, the Read/Write (R\_nW) bit cleared, the Auto Increment (AUTO\_INC) and Auto Decrement (AUTO\_DEC) fields cleared and the desired CSR Byte Enable (CSR\_BE[3:0]) bits selected. The completion of the write cycle is indicated by the clearing of the CSR Busy (CSR\_BUSY) bit.

A second write method may be used which utilizes the auto increment/decrement function of the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) for writing sequential register addresses. When using this method, the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) must first be written with the Auto Increment (AUTO\_INC) or Auto Decrement (AUTO\_DEC) bit set, the CSR Address (CSR\_ADDR[15:0]) field written with the desired register address, the Read/Write (R\_nW) bit cleared and the desired CSR byte enable bits selected (typically

all set). The write cycles are then initiated by writing the desired data into the Switch Fabric CSR Interface Data Register (SWITCH\_CSR\_DATA). The completion of the write cycle is indicated by the clearing of the CSR Busy (CSR\_BUSY) bit, at which time the address in the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) is incremented or decremented accordingly. The user may then initiate a subsequent write cycle by writing the desired data into the Switch Fabric CSR Interface Data Register (SWITCH\_CSR\_CMD) is incre-

The third write method is to use the direct data range write function. Writes within the Switch Fabric CSR Interface Direct Data Registers (SWITCH\_CSR\_DIRECT\_DATA) address range automatically set the appropriate register address, set all four CSR Byte Enable (CSR\_BE[3:0]) bits, clears the Read/Write (R\_nW) bit and set the CSR Busy (CSR\_BUSY) bit of the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD). The completion of the write cycle is indicated by the clearing of the CSR Busy (CSR\_BUSY) bit. Since the address range of the Switch Fabric CSR Interface Direct Data Registers (SWITCH\_CSR\_DIRECT\_DATA) address range, a sub-set of the Switch Fabric CSRs is mapped to the Switch Fabric CSR Interface Direct Data Registers (SWITCH\_CSR\_DIRECT\_DATA) address range, a Sub-set of the Switch Fabric CSRs is mapped to the Switch Fabric CSR to SWITCH\_CSR\_DIRECT\_DATA Address Range Map," on page 247.

Figure 10-8 illustrates the process required to perform a Switch Fabric CSR write. The minimum wait periods as specified in Table 5-2, "Read After Write Timing Rules," on page 52 are required where noted.



### FIGURE 10-8: SWITCH FABRICS CSR WRITE ACCESS FLOW DIAGRAM

### 10.5.5 SWITCH FABRIC CSR READS


To perform a read of an individual Switch Fabric register, the read cycle must be initiated by performing a single write to the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) with the CSR Busy (CSR\_BUSY) bit set, the CSR Address (CSR\_ADDR[15:0]) field set to the desired register address, the Read/Write (R\_nW) bit set and the Auto Increment (AUTO\_INC) and Auto Decrement (AUTO\_DEC) fields cleared. Valid data is available for reading when the CSR Busy (CSR\_BUSY) bit is cleared, indicating that the data can be read from the Switch Fabric CSR Interface Data Register (SWITCH\_CSR\_DATA).


A second read method may be used which utilizes the auto increment/decrement function of the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) for reading sequential register addresses. When using this method, the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) must first be written with the CSR Busy (CSR\_BUSY) bit set, the Auto Increment (AUTO\_INC) or Auto Decrement (AUTO\_DEC) bit set, the CSR Address (CSR\_ADDR[15:0]) field written with the desired register address and the Read/Write (R\_nW) bit set. The completion of a read cycle is indicated by the clearing of the CSR Busy (CSR\_BUSY) bit, at which time the data can be read from

© 2015 Microchip Technology Inc.

the Switch Fabric CSR Interface Data Register (SWITCH\_CSR\_DATA). When the data is read, the address in the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) is incremented or decremented accordingly and another read cycle is started automatically. The user should clear the Auto Increment (AUTO\_INC) and Auto Decrement (AUTO\_DEC) bits before reading the last data to avoid an unintended read cycle.

Figure 10-9 illustrates the process required to perform a Switch Fabric CSR read. The minimum wait periods as specified in Table 5-2, "Read After Write Timing Rules," on page 52 and Table 5-3, "Read After Read Timing Rules," on page 54 are required where noted.





#### 10.6 Switch Fabric Interface Logic Registers

This section details the directly addressable System CSRs which are related to the Switch Fabric.

The flow control of all three ports of the Switch Fabric can be configured via the System CSR's Port 1 Manual Flow Control Register (MANUAL\_FC\_1), Port 2 Manual Flow Control Register (MANUAL\_FC\_2) and Port 0 Manual Flow Control Register (MANUAL FC 0).

The MAC address used by the switch for Pause frames is configured via the Switch Fabric MAC Address High Register (SWITCH MAC ADDRH) and the Switch Fabric MAC Address Low Register (SWITCH MAC ADDRL).

The Switch Fabric CSR Interface Command Register (SWITCH CSR CMD), the Switch Fabric CSR Interface Data Register (SWITCH CSR DATA) and the Switch Fabric CSR Interface Direct Data Registers (SWITCH CSR DI-RECT DATA) serve as an accessible interface to the full range of otherwise inaccessible switch control and status registers. A list of all the Switch Fabric CSRs can be seen in Table 10-9. For detailed descriptions of the Switch Fabric CSRs that are accessible via these interface registers, refer to Section 10.7, "Switch Fabric Control and Status Registers". For an overview of the entire directly addressable register map, refer to Section 5.0, "Register Map," on page 46.

TABLE 10-6:	SWITCH FABRIC INTERFACE LOGIC REGISTERS

ADDRESS	Register Name (SYMBOL)
1A0h	Port 1 Manual Flow Control Register (MANUAL_FC_1)
1A4h	Port 2 Manual Flow Control Register (MANUAL_FC_2)
1A8h	Port 0 Manual Flow Control Register (MANUAL_FC_0)
1ACh	Switch Fabric CSR Interface Data Register (SWITCH_CSR_DATA)
1B0h	Switch Fabric CSR Interface Command Register (SWITCH_CSR_CMD)
1F0h	Switch Fabric MAC Address High Register (SWITCH_MAC_ADDRH)
1F4h	Switch Fabric MAC Address Low Register (SWITCH_MAC_ADDRL)
200h-2F8h	Switch Fabric CSR Interface Direct Data Registers (SWITCH_CSR_DIRECT_DATA)

### 10.6.1 PORT 1 MANUAL FLOW CONTROL REGISTER (MANUAL\_FC\_1)

Offset: 1A0h	Size:	32 bits
--------------	-------	---------

This read/write register allows for the manual configuration of the switch Port 1 flow control. This register also provides read back of the currently enabled flow control settings, whether set manually or Auto-Negotiated. Refer to Section 10.5.1, "Flow Control Enable Logic" for additional information.

**Note:** The flow control values in the PHY's Auto-Negotiation Advertisement Register are not affected by the values of this register.

Bits	Description	Туре	Default
31:7	RESERVED	RO	-
6	<b>Port 1 Backpressure Enable (BP_EN_1)</b> This bit enables/disables the generation of half-duplex backpressure on switch Port 1.	R/W	Note 4
	0: Disable backpressure 1: Enable backpressure		
5	Port 1 Current Duplex (CUR_DUP_1) This bit indicates the actual duplex setting of switch Port 1.	RO	Note 5
	0: Full-Duplex 1: Half-Duplex		
4	Port 1 Current Receive Flow Control Enable (CUR_RX_FC_1) This bit indicates the actual receive flow setting of switch Port 1.	RO	Note 5
	0: Flow control receive is currently disabled 1: Flow control receive is currently enabled		
3	Port 1 Current Transmit Flow Control Enable (CUR_TX_FC_1) This bit indicates the actual transmit flow setting of switch Port 1.	RO	Note 5
	0: Flow control transmit is currently disabled 1: Flow control transmit is currently enabled		
2	<b>Port 1 Full-Duplex Receive Flow Control Enable (RX_FC_1)</b> When the MANUAL_FC_1 bit is set or Auto-Negotiation is disabled, this bit enables/disables the detection of full-duplex Pause packets on switch Port 1.	R/W	Note 6
	0: Disable flow control receive 1: Enable flow control receive		
1	<b>Port 1 Full-Duplex Transmit Flow Control Enable (TX_FC_1)</b> When the MANUAL_FC_1 bit is set or Auto-Negotiation is disabled, this bit enables/disables full-duplex Pause packets to be generated on switch Port 1.	R/W	Note 6
	0: Disable flow control transmit 1: Enable flow control transmit		

Bits		Description	Туре	Default
0		Full-Duplex Manual Flow Control Select (MANUAL_FC_1) toggles flow control selection between manual and Auto-Negotiation.	R/W Note 7	Note 8
	mines t ignored	to-Negotiation is enabled, the Auto-Negotiation function deter- the flow control of switch Port 1 (RX_FC_1 and TX_FC_1 values I). If Auto-Negotiation is disabled, the RX_FC_1 and TX_FC_1 are used.		
	_	C_1 and RX_FC_1 bits determine the flow control of switch Port in full-duplex mode.		
	Note:	In External MAC modes, this bit is forced high. Full-duplex flow control should be controlled manually by the host based on the external PHYs Auto-Negotiation results.		

**Note 4:** The default value of this field is determined by the BP\_EN\_strap\_1 configuration strap.

Note 5: The default value of this bit is determined by multiple strap settings.

**Note 6:** The default value of this field is determined by the FD\_FC\_strap\_1 configuration strap.

- **Note 7:** This bit is RO when in External MAC modes.
- **Note 8:** The default value of this field is determined by the operating mode. In External MAC modes, it is 1, and the bit is not re-written by the EEPROM Loader. For all other operating modes, the default value is determined by the manual\_FC\_strap\_1 configuration strap.

### 10.6.2 PORT 2 MANUAL FLOW CONTROL REGISTER (MANUAL\_FC\_2)

Offset: 1A4h	Size:	32 bits
--------------	-------	---------

This read/write register allows for the manual configuration of the switch Port 2 flow control. This register also provides read back of the currently enabled flow control settings, whether set manually or Auto-Negotiated. Refer to Section 10.5.1, "Flow Control Enable Logic" for additional information.

**Note:** The flow control values in the PHY's Auto-Negotiation Advertisement Register are not affected by the values of this register.

Bits	Description	Туре	Default
31:7	RESERVED	RO	-
6	<b>Port 2 Backpressure Enable (BP_EN_2)</b> This bit enables/disables the generation of half-duplex backpressure on switch Port 2.	R/W	Note 9
	0: Disable backpressure 1: Enable backpressure		
5	Port 2 Current Duplex (CUR_DUP_2) This bit indicates the actual duplex setting of switch Port 2.	RO	Note 10
	0: Full-Duplex 1: Half-Duplex		
4	Port 2 Current Receive Flow Control Enable (CUR_RX_FC_2) This bit indicates the actual receive flow setting of switch Port 2.	RO	Note 10
	0: Flow control receive is currently disabled 1: Flow control receive is currently enabled		
3	Port 2 Current Transmit Flow Control Enable (CUR_TX_FC_2) This bit indicates the actual transmit flow setting of switch Port 2.	RO	Note 10
	0: Flow control transmit is currently disabled 1: Flow control transmit is currently enabled		
2	<b>Port 2 Full-Duplex Receive Flow Control Enable (RX_FC_2)</b> When the MANUAL_FC_2 bit is set or Auto-Negotiation is disabled, this bit enables/disables the detection of full-duplex Pause packets on switch Port 2.	R/W	Note 11
	0: Disable flow control receive 1: Enable flow control receive		
1	<b>Port 2 Full-Duplex Transmit Flow Control Enable (TX_FC_2)</b> When the MANUAL_FC_2 bit is set or Auto-Negotiation is disabled, this bit enables/disables full-duplex Pause packets to be generated on switch Port 2.	R/W	Note 11
	0: Disable flow control transmit 1: Enable flow control transmit		

Bits	Description	Туре	Default
0	<ul> <li>Port 2 Full-Duplex Manual Flow Control Select (MANUAL_FC_2) This bit toggles flow control selection between manual and Auto-Negotiation.</li> <li>0: If Auto-Negotiation is enabled, the Auto-Negotiation function determines the flow control of switch Port 2 (RX_FC_2 and TX_FC_2 values ignored). If Auto-Negotiation is disabled, the RX_FC_2 and TX_FC_2 values are used.</li> </ul>	R/W	Note 12
	1: TX_FC_2 and RX_FC_2 bits determine the flow control of switch Port 2 when in full-duplex mode		

**Note 9:** The default value of this field is determined by the BP\_EN\_strap\_2 configuration strap.

Note 10: The default value of this bit is determined by multiple strap settings.

Note 11: The default value of this field is determined by the FD\_FC\_strap\_2 configuration strap.

Note 12: The default value of this field is determined by the manual\_FC\_strap\_2 configuration strap.

### 10.6.3 PORT 0 MANUAL FLOW CONTROL REGISTER (MANUAL\_FC\_0)

Offset:	1A8h	Size:	32 bits
---------	------	-------	---------

This read/write register allows for the manual configuration of the switch Port 0 flow control. This register also provides read back of the currently enabled flow control settings, whether set manually or Auto-Negotiated. Refer to Section 10.5.1, "Flow Control Enable Logic" for additional information.

**Note:** The flow control values in the PHY's Auto-Negotiation Advertisement Register are not affected by the values of this register.

Bits	Description	Туре	Default
31:7	RESERVED	RO	-
6	<b>Port 0 Backpressure Enable (BP_EN_0)</b> This bit enables/disables the generation of half-duplex backpressure on switch Port 0.	R/W	Note 13
	0: Disable backpressure 1: Enable backpressure		
5	Port 0 Current Duplex (CUR_DUP_0) This bit indicates the actual duplex setting of switch Port 0.	RO	Note 14
	0: Full-Duplex 1: Half-Duplex		
4	Port 0 Current Receive Flow Control Enable (CUR_RX_0) This bit indicates the actual receive flow setting of switch Port 0	RO	Note 14
	0: Flow control receive is currently disabled 1: Flow control receive is currently enabled		
3	Port 0 Current Transmit Flow Control Enable (CUR_TX_FC_0) This bit indicates the actual transmit flow setting of switch Port 0.	RO	Note 14
	0: Flow control transmit is currently disabled 1: Flow control transmit is currently enabled		
2	<b>Port 0 Full-Duplex Receive Flow Control Enable (RX_FC_0)</b> When the MANUAL_FC_0 bit is set or Virtual Auto-Negotiation is disabled, this bit enables/disables the detection of full-duplex Pause packets on switch Port 0.	R/W	Note 15
	0: Disable flow control receive 1: Enable flow control receive		
1	<b>Port 0 Full-Duplex Transmit Flow Control Enable (TX_FC_0)</b> When the MANUAL_FC_0 bit is set or Virtual Auto-Negotiation is disabled, this bit enables/disables full-duplex Pause packets to be generated on switch Port 0.	R/W	Note 15
	0: Disable flow control transmit 1: Enable flow control transmit		

Bits		Description	Туре	Default
0		Full-Duplex Manual Flow Control Select (MANUAL_FC_0) toggles flow control selection between manual and Auto-Negotiation.	R/W Note 16	Note 17
	mines ignored	to-Negotiation is enabled, the Auto-Negotiation function deter- the flow control of switch Port 0 (RX_FC_0 and TX_FC_0 values d). If Auto-Negotiation is disabled, the RX_FC_0 and TX_FC_0 are used.		
	_	FC_0 and RX_FC_0 bits determine the flow control of switch Port in full-duplex mode.		
	Note:	In External MAC modes, this bit is forced high. Full-duplex flow control should be controlled manually by the host based on the external PHYs Auto-Negotiation results.		

**Note 13:** The default value of this field is determined by the BP\_EN\_strap\_0 configuration strap.

Note 14: The default value of this bit is determined by multiple strap settings.

Note 15: The default value of this field is determined by the FD\_FC\_strap\_0 configuration strap.

Note 16: This bit is RO when in External MAC modes.

**Note 17:** In External MAC modes, this bit has a default value of 1 and is not re-written by the EEPROM Loader. Otherwise, the default value of this field is determined by the manual\_FC\_strap\_0 configuration strap.

### 10.6.4 SWITCH FABRIC CSR INTERFACE DATA REGISTER (SWITCH\_CSR\_DATA)

```
Offset: 1ACh Size: 32 bits
```

This read/write register is used in conjunction with the Switch Fabric CSR Interface Command Register (SWITCH\_CS-R\_CMD) to perform read and write operations with the Switch Fabric CSRs. Refer to Section 10.7, "Switch Fabric Control and Status Registers," on page 250 for details on the registers indirectly accessible via this register.

Bits	Description	Туре	Default
31:0	Switch CSR Data (CSR_DATA) This field contains the value read from or written to the Switch Fabric CSR. The Switch Fabric CSR is selected via the CSR Address (CSR_ADDR[15:0]) bits of the Switch Fabric CSR Interface Command Register (SWITCH_CS- R_CMD). Upon a read, the value returned depends on the Read/Write (R_nW) bit in	R/W	00000000h
	the Switch Fabric CSR Interface Command Register (SWITCH_CSR_CMD). If Read/Write (R_nW) is set, the data is from the switch fabric. If Read/Write (R_nW) is cleared, the data is the value that was last written into this register.		

### 10.6.5 SWITCH FABRIC CSR INTERFACE COMMAND REGISTER (SWITCH\_CSR\_CMD)

```
Offset: 1B0h Size: 32 bits
```

This read/write register is used in conjunction with the Switch Fabric CSR Interface Data Register (SWITCH\_CSR\_DATA) to control the read and write operations to the various Switch Fabric CSRs. Refer to Section 10.7, "Switch Fabric Control and Status Registers," on page 250 for details on the registers indirectly accessible via this register.

Bits	Description	Туре	Default
31	CSR Busy (CSR_BUSY) When a 1 is written to this bit, the read or write operation (as determined by the R_nW bit) is performed to the specified Switch Fabric CSR in CSR Address (CSR_ADDR[15:0]). This bit will remain set until the operation is complete, at which time the bit will self-clear. In the case of a read, the clear- ing of this bit indicates to the Host that valid data can be read from the Switch Fabric CSR Interface Data Register (SWITCH_CSR_DATA). The SWITCH_CSR_CMD and SWITCH_CSR_DATA registers should not be modified until this bit self-clears.	R/W SC	Ob
30	<ul> <li>Read/Write (R_nW)</li> <li>This bit determines whether a read or write operation is performed by the Host to the specified Switch Fabric CSR.</li> <li>0: Write</li> <li>1: Read</li> </ul>	R/W	0b
29	Auto Increment (AUTO_INC)         This bit enables/disables the auto increment feature.         When this bit is set, a write to the Switch Fabric CSR Interface Data Register         (SWITCH_CSR_DATA) will automatically set the CSR Busy (CSR_BUSY)         bit. Once the write command is finished, the CSR Address         (CSR_ADDR[15:0]) will automatically increment.         When this bit is set, a read from the Switch Fabric CSR Interface Data Register         (SWITCH_CSR_DATA) will automatically increment.         When this bit is set, a read from the Switch Fabric CSR Interface Data Register         (CSR_ADDR[15:0]) and set the CSR Busy (CSR_BUSY) bit. This bit should be cleared by software before the last read from the SWITCH_CSR_DATA register.         0: Disable Auto Increment         1: Enable Auto Increment         Note:       This bit has precedence over the Auto Decrement (AUTO, DEC)	R/W	Ob
	Note: This bit has precedence over the Auto Decrement (AUTO_DEC) bit.		

Bits	Description	Туре	Default
28	Auto Decrement (AUTO_DEC) This bit enables/disables the auto decrement feature.	R/W	0b
	When this bit is set, a write to the Switch Fabric CSR Interface Data Register (SWITCH_CSR_DATA) will automatically set the CSR Busy (CSR_BUSY) bit. Once the write command is finished, the CSR Address (CSR_ADDR[15:0]) will automatically decrement.		
	When this bit is set, a read from the Switch Fabric CSR Interface Data Regis- ter (SWITCH_CSR_DATA) will automatically decrement the CSR Address (CSR_ADDR[15:0]) and set the CSR Busy (CSR_BUSY) bit. This bit should be cleared by software before the last read from the SWITCH_CSR_DATA register.		
	0: Disable Auto Decrement 1: Enable Auto Decrement		
27:20	RESERVED	RO	-
19:16	<b>CSR Byte Enable (CSR_BE[3:0])</b> This field is a 4-bit byte enable used for selection of valid bytes during write operations. Bytes which are not selected will not be written to the corresponding Switch Fabric CSR.	R/W	0h
	CSR_BE[3] corresponds to register data bits [31:24] CSR_BE[2] corresponds to register data bits [23:16] CSR_BE[1] corresponds to register data bits [15:8] CSR_BE[0] corresponds to register data bits [7:0]		
	Typically all four-byte-enables should be set for auto increment and auto dec- rement operations.		
15:0	<b>CSR Address (CSR_ADDR[15:0])</b> This field selects the 16-bit address of the Switch Fabric CSR that will be accessed with a read or write operation. Refer to Table 10-9, "Indirectly Accessible Switch Control and Status Registers," on page 250 for a list of Switch Fabric CSR addresses.	R/W	00h

### 10.6.6 SWITCH FABRIC MAC ADDRESS HIGH REGISTER (SWITCH\_MAC\_ADDRH)

Offset: 1F0h Size: 32 bits

This register contains the upper 16 bits of the MAC address used by the switch for Pause frames. This register is used in conjunction with Switch Fabric MAC Address Low Register (SWITCH\_MAC\_ADDRL). The contents of this register are optionally loaded from the EEPROM at power-on through the EEPROM Loader if a programmed EEPROM is detected. The least significant byte of this register (bits [7:0]) is loaded from address 05h of the EEPROM. The second byte (bits [15:8]) is loaded from address 06h of the EEPROM. The Host can update the contents of this field after the initialization process has completed.

Refer to Section 10.6.7, "Switch Fabric MAC Address Low Register (SWITCH\_MAC\_ADDRL)" for information on how this address is loaded by the EEPROM Loader. Section 12.4, "EEPROM Loader," on page 357 contains additional details on using the EEPROM Loader.

Bits	Description	Туре	Default
31:23	RESERVED	RO	-
22	<b>DiffPauseAddr</b> When set, each port may have a unique MAC address.	R/W	0b
21:20	<b>Port 2 Physical Address [41:40]</b> When DiffPauseAddr is set, these bits are used as bits 41 and 40 of the MAC Address for Port 2.	R/W	10b
19:18	<b>Port 1 Physical Address [41:40]</b> When DiffPauseAddr is set, these bits are used as bits 41 and 40 of the MAC Address for Port 1.	R/W	01b
17:16	<b>Port 0 Physical Address [41:40]</b> When DiffPauseAddr is set, these bits are used as bits 41 and 40 of the MAC Address for Port 0.	R/W	00b
15:0	<b>Physical Address[47:32]</b> This field contains the upper 16-bits (47:32) of the physical address of the Switch Fabric MACs. Bits 41 and 10 are ignored if DiffPauseAddr is set.	R/W	FFFFh

### 10.6.7 SWITCH FABRIC MAC ADDRESS LOW REGISTER (SWITCH\_MAC\_ADDRL)

Offset: 1F4h Size: 32 bits

This register contains the lower 32 bits of the MAC address used by the switch for Pause frames. This register is used in conjunction with Switch Fabric MAC Address High Register (SWITCH\_MAC\_ADDRH). The contents of this register are optionally loaded from the EEPROM at power-on through the EEPROM Loader if a programmed EEPROM is detected. The least significant byte of this register (bits [7:0]) is loaded from address 01h of the EEPROM. The most significant byte (bits [31:24]) is loaded from address 04h of the EEPROM. The Host can update the contents of this field after the initialization process has completed.

Refer to Section 12.4, "EEPROM Loader," on page 357 for information on using the EEPROM Loader.

Bits	Description	Туре	Default
31:0	<b>Physical Address[31:0]</b> This field contains the lower 32 bits (31:0) of the physical address of the Switch Fabric MACs.	R/W	FF0F8000h


Table 10-7 illustrates the byte ordering of the SWITCH\_MAC\_ADDRL and SWITCH\_MAC\_ADDRH registers with respect to the reception of the Ethernet physical address. Also shown is the correlation between the EEPROM addresses and the SWITCH\_MAC\_ADDRL and SWITCH\_MAC\_ADDRH registers.

### TABLE 10-7: SWITCH\_MAC\_ADDRL, SWITCH\_MAC\_ADDRH AND EEPROM BYTE ORDERING

EEPROM Address	Register Location Written	Order of Reception on Ethernet
01h	SWITCH_MAC_ADDRL[7:0]	1 <sup>st</sup>
02h	SWITCH_MAC_ADDRL[15:8]	2 <sup>nd</sup>
03h	SWITCH_MAC_ADDRL[23:16]	3 <sup>rd</sup>
04h	SWITCH_MAC_ADDRL[31:24]	4 <sup>th</sup>
05h	SWITCH_MAC_ADDRH[7:0]	5 <sup>th</sup>
06h	SWITCH_MAC_ADDRH[15:8]	6 <sup>th</sup>

For example, if the desired Ethernet physical address is 12-34-56-78-9A-BC, the SWITCH\_MAC\_ADDRL and SWITCH\_MAC\_ADDRH registers would be programmed as shown in Figure 10-10. The values required to automatically load this configuration from the EEPROM are also shown.

### FIGURE 10-10: EXAMPLE SWITCH\_MAC\_ADDL, SWITCH\_MAC\_ADDRH AND EEPROM SETUP



**Note:** By convention, the right nibble of the left most byte of the Ethernet address (in this example, the 2 of the 12h) is the most significant nibble and is transmitted/received first.

## 10.6.8 SWITCH FABRIC CSR INTERFACE DIRECT DATA REGISTERS (SWITCH\_CSR\_DIRECT\_DATA)

Offset:	200h-2F8h	Size:	32 bits
Offset:	200h-2F8h	Size:	32 b

This write-only register set is used to perform directly addressed write operations to the Switch Fabric CSRs. Using this set of registers, writes can be directly addressed to select Switch Fabric registers, as specified in Table 10-8.

Writes within the Switch Fabric CSR Interface Direct Data Registers (SWITCH\_CSR\_DIRECT\_DATA) address range automatically set the appropriate CSR Address (CSR\_ADDR[15:0]), set the four CSR Byte Enable (CSR\_BE[3:0]) bits, clear the Read/Write (R\_nW) bit and set the CSR Busy (CSR\_BUSY) bit in the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD). The completion of the write cycle is indicated when the CSR Busy (CSR\_BUSY) bit self-clears. The address that is set in the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD). For more information on this method of writing to the Switch Fabric CSRs, refer to Section 10.5.4, "Switch Fabric CSR Writes," on page 232.

Bits	Description	Туре	Default
31:0	Switch CSR Data (CSR_DATA) This field contains the value to be written to the corresponding Switch Fabric register.	WO	00000000h

Note: This set of registers is for write operations only. Reads can be performed via the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD) and the Switch Fabric CSR Interface Data Register (SWITCH CSR DATA) only.

### TABLE 10-8: SWITCH FABRIC CSR TO SWITCH\_CSR\_DIRECT\_DATA ADDRESS RANGE MAP

REGISTER NAME	SWITCH FABRIC CSR REGISTER #	SWITCH_CSR_DIRECT_DATA ADDRESS		
General Switch CSRs				
SW_RESET	0001h	200h		
SW_IMR	0004h	204h		
	Switch Port 0 CSRs			
MAC_RX_CFG_0	0401h	208h		
MAC_TX_CFG_0	0440h	20Ch		
MAC_TX_FC_SETTINGS_0	0441h	210h		
EEE_TW_TX_SYS_0	0442h	2E0h		
EEE_TX_LPI_REQ_DELAY_CNT_0	0443h	2E4h		
MAC_IMR_0	0480h	214h		
	Switch Port 1 CSRs			
MAC_RX_CFG_1	0801h	218h		
MAC_TX_CFG_1	0840h	21Ch		
MAC_TX_FC_SETTINGS_1	0841h	220h		
EEE_TW_TX_SYS_1	0842h	2E8h		

© 2015 Microchip Technology Inc.

## TABLE 10-8: SWITCH FABRIC CSR TO SWITCH\_CSR\_DIRECT\_DATA ADDRESS RANGE MAP

REGISTER NAME	SWITCH FABRIC CSR REGISTER #	SWITCH_CSR_DIRECT_DATA ADDRESS
EEE_TX_LPI_REQ_DELAY_CNT_1	0843h	2ECh
MAC_IMR_1	0880h	224h
	Switch Port 2 CSRs	
MAC_RX_CFG_2	0C01h	228h
MAC_TX_CFG_2	0C40h	22Ch
MAC_TX_FC_SETTINGS_2	0C41h	230h
EEE_TW_TX_SYS_2	0C42h	2F0h
EEE_TX_LPI_REQ_DELAY_CNT_2	0C43h	2F4h
MAC_IMR_2	0C80h	234h
	Switch Engine CSRs	
SWE_ALR_CMD	1800h	238h
SWE_ALR_WR_DAT_0	1801h	23Ch
SWE_ALR_WR_DAT_1	1802h	240h
SWE_ALR_CFG	1809h	244h
SWE_ALR_OVERRIDE	180Ah	2F8h
SWE_VLAN_CMD	180Bh	248h
SWE_VLAN_WR_DATA	180Ch	24Ch
SWE_DIFFSERV_TBL_CMD	1811h	250h
SWE_DIFFSERV_TBL_WR_DATA	1812h	254h
SWE_GLB_INGRESS_CFG	1840h	258h
SWE_PORT_INGRESS_CFG	1841h	25Ch
SWE_ADMT_ONLY_VLAN	1842h	260h
SWE_PORT_STATE	1843h	264h
SWE_PRI_TO_QUE	1845h	268h
SWE_PORT_MIRROR	1846h	26Ch
SWE_INGRESS_PORT_TYP	1847h	270h
SWE_BCST_THROT	1848h	274h
SWE_ADMT_N_MEMBER	1849h	278h
SWE_INGRESS_RATE_CFG	184Ah	27Ch
SWE_INGRESS_RATE_CMD	184Bh	280h
SWE_INGRESS_RATE_WR_DATA	184Dh	284h
SWE_INGRESS_REGEN_TBL_0	1855h	288h

## TABLE 10-8: SWITCH FABRIC CSR TO SWITCH\_CSR\_DIRECT\_DATA ADDRESS RANGE MAP

REGISTER NAME	SWITCH FABRIC CSR REGISTER #	SWITCH_CSR_DIRECT_DATA ADDRESS
SWE_INGRESS_REGEN_TBL_1	1856h	28Ch
SWE_INGRESS_REGEN_TBL_2	1857h	290h
SWE_IMR	1880h	294h
	Buffer Manager (BM) CSRs	·
BM_CFG	1C00h	298h
BM_DROP_LVL	1C01h	29Ch
BM_FC_PAUSE_LVL	1C02h	2A0h
BM_FC_RESUME_LVL	1C03h	2A4h
BM_BCST_LVL	1C04h	2A8h
BM_RNDM_DSCRD_TBL_CMD	1C09h	2ACh
BM_RNDM_DSCRD_TBL_WDATA	1C0Ah	2B0h
BM_EGRSS_PORT_TYPE	1C0Ch	2B4h
BM_EGRSS_RATE_00_01	1C0Dh	2B8h
BM_EGRSS_RATE_02_03	1C0Eh	2BCh
BM_EGRSS_RATE_10_11	1C0Fh	2C0h
BM_EGRSS_RATE_12_13	1C10h	2C4h
BM_EGRSS_RATE_20_21	1C11h	2C8h
BM_EGRSS_RATE_22_23	1C12h	2CCh
BM_VLAN_0	1C13h	2D0h
BM_VLAN_1	1C14h	2D4h
BM_VLAN_2	1C15h	2D8h
BM_IMR	1C20h	2DCh

### 10.7 Switch Fabric Control and Status Registers

This section details the various indirectly addressable switch control and status registers that reside within the Switch Fabric. The switch control and status registers allow configuration of each individual switch port, the Switch Engine and Buffer Manager. Switch Fabric related interrupts and resets are also controlled and monitored via the switch CSRs.

The switch CSRs are not directly mapped into the system address space. All switch CSRs are accessed indirectly via the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD), the Switch Fabric CSR Interface Data Register (SWITCH\_CSR\_DATA) and the Switch Fabric CSR Interface Direct Data Registers (SWITCH\_CSR\_DI-RECT\_DATA) in the system CSR address space. All accesses to the switch CSRs must be performed through these registers. Refer to Section 10.6, "Switch Fabric Interface Logic Registers" for additional information.

**Note:** The flow control settings of the switch ports are configured via the Switch Fabric Interface Logic Registers: Port 1 Manual Flow Control Register (MANUAL\_FC\_1), Port 2 Manual Flow Control Register (MANUAL\_F-C 2) and Port 0 Manual Flow Control Register (MANUAL\_FC\_0) located in the system CSR address space.

Table 10-9 lists the Switch CSRs and their corresponding addresses in order. The Switch Fabric registers can be categorized into the following sub-sections:

- Section 10.7.1, "General Switch CSRs," on page 259
- Section 10.7.2, "Switch Port 0, Port 1 and Port 2 CSRs," on page 263
- Section 10.7.3, "Switch Engine CSRs," on page 290
- Section 10.7.4, "Buffer Manager CSRs," on page 327

#### TABLE 10-9: INDIRECTLY ACCESSIBLE SWITCH CONTROL AND STATUS REGISTERS

Address (INDIRECT)	Register Name (SYMBOL)		
	General Switch CSRs		
0000h	Switch Device ID Register (SW_DEV_ID)		
0001h	Switch Reset Register (SW_RESET)		
0002h-0003h	Reserved for Future Use (RESERVED)		
0004h	Switch Global Interrupt Mask Register (SW_IMR)		
0005h	Switch Global Interrupt Pending Register (SW_IPR)		
0006h-03FFh	Reserved for Future Use (RESERVED)		
	Switch Port 0 CSRs (x=0)		
0400h	Port x MAC Version ID Register (MAC_VER_ID_x)		
0401h	Port x MAC Receive Configuration Register (MAC_RX_CFG_x)		
0402h-040Fh	Reserved for Future Use (RESERVED)		
0410h	Port x MAC Receive Undersize Count Register (MAC_RX_UNDSZE_CNT_x)		
0411h	Port x MAC Receive 64 Byte Count Register (MAC_RX_64_CNT_x)		
0412h	Port x MAC Receive 65 to 127 Byte Count Register (MAC_RX_65_TO_127_CNT_x)		
0413h	Port x MAC Receive 128 to 255 Byte Count Register (MAC_RX_128_TO_255_CNT_x)		
0414h	Port x MAC Receive 256 to 511 Byte Count Register (MAC_RX_256_TO_511_CNT_x)		
0415h	Port x MAC Receive 512 to 1023 Byte Count Register (MAC_RX_512_TO_1023_CNT_x)		
0416h	Port x MAC Receive 1024 to Max Byte Count Register (MAC_RX_1024_TO_MAX_CNT_x)		
0417h	Port x MAC Receive Oversize Count Register (MAC_RX_OVRSZE_CNT_x)		

Address (INDIRECT)	Register Name (SYMBOL)			
0418h	Port x MAC Receive OK Count Register (MAC_RX_PKTOK_CNT_x)			
0419h	Port x MAC Receive CRC Error Count Register (MAC_RX_CRCERR_CNT_x)			
041Ah	Port x MAC Receive Multicast Count Register (MAC_RX_MULCST_CNT_x)			
041Bh	Port x MAC Receive Broadcast Count Register (MAC_RX_BRDCST_CNT_x)			
041Ch	Port x MAC Receive Pause Frame Count Register (MAC_RX_PAUSE_CNT_x)			
041Dh	Port x MAC Receive Fragment Error Count Register (MAC_RX_FRAG_CNT_x)			
041Eh	Port x MAC Receive Jabber Error Count Register (MAC_RX_JABB_CNT_x)			
041Fh	Port x MAC Receive Alignment Error Count Register (MAC_RX_ALIGN_CNT_x)			
0420h	Port x MAC Receive Packet Length Count Register (MAC_RX_PKTLEN_CNT_x)			
0421h	Port x MAC Receive Good Packet Length Count Register (MAC_RX_GOODPKTLEN_CNT_x)			
0422h	Port x MAC Receive Symbol Error Count Register (MAC_RX_SYMBOL_CNT_x)			
0423h	Port x MAC Receive Control Frame Count Register (MAC_RX_CTLFRM_CNT_x)			
0424h	Port x RX LPI Transitions Register (RX_LPI_TRANSITION_x)			
0425h	Port x RX LPI Time Register (RX_LPI_TIME_x)			
0426h-043Fh	Reserved for Future Use (RESERVED)			
0440h	Port x MAC Transmit Configuration Register (MAC_TX_CFG_x)			
0441h	Port x MAC Transmit Flow Control Settings Register (MAC_TX_FC_SETTINGS_x)			
0442h	Port x EEE Time Wait TX System Register (EEE_TW_TX_SYS_x)			
0443h	Port x EEE TX LPI Request Delay Register (EEE_TX_LPI_REQ_DELAY_x)			
0444h-0450h	Reserved for Future Use (RESERVED)			
0451h	Port x MAC Transmit Deferred Count Register (MAC_TX_DEFER_CNT_x)			
0452h	Port x MAC Transmit Pause Count Register (MAC_TX_PAUSE_CNT_x)			
0453h	Port x MAC Transmit OK Count Register (MAC_TX_PKTOK_CNT_x)			
0454h	Port x MAC Transmit 64 Byte Count Register (MAC_TX_64_CNT_x)			
0455h	Port x MAC Transmit 65 to 127 Byte Count Register (MAC_TX_65_TO_127_CNT_x)			
0456h	Port x MAC Transmit 128 to 255 Byte Count Register (MAC_TX_128_TO_255_CNT_x)			
0457h	Port x MAC Transmit 256 to 511 Byte Count Register (MAC_TX_256_TO_511_CNT_x)			
0458h	Port x MAC Transmit 512 to 1023 Byte Count Register (MAC_TX_512_TO_1023_CNT_x)			
0459h	Port x MAC Transmit 1024 to Max Byte Count Register (MAC_TX_1024_TO_MAX_CNT_x)			
045Ah	Port x MAC Transmit Undersize Count Register (MAC_TX_UNDSZE_CNT_x)			
045Bh	Reserved for Future Use (RESERVED)			

Address (INDIRECT)	Register Name (SYMBOL)			
045Ch	Port x MAC Transmit Packet Length Count Register (MAC_TX_PKTLEN_CNT_x)			
045Dh	Port x MAC Transmit Broadcast Count Register (MAC_TX_BRDCST_CNT_x)			
045Eh	Port x MAC Transmit Multicast Count Register (MAC_TX_MULCST_CNT_x)			
045Fh	Port x MAC Transmit Late Collision Count Register (MAC_TX_LATECOL_CNT_x)			
0460h	Port x MAC Transmit Excessive Collision Count Register (MAC_TX_EXCCOL_CNT_x)			
0461h	Port x MAC Transmit Single Collision Count Register (MAC_TX_SNGLECOL_CNT_x)			
0462h	Port x MAC Transmit Multiple Collision Count Register (MAC_TX_MULTICOL_CNT_x)			
0463h	Port x MAC Transmit Total Collision Count Register (MAC_TX_TOTALCOL_CNT_x)			
0464h	Port x TX LPI Transitions Register (TX_LPI_TRANSITION_x)			
0465h	Port x TX LPI Time Register (TX_LPI_TIME_x)			
0466h-047Fh	Reserved for Future Use (RESERVED)			
0480h	Port x MAC Interrupt Mask Register (MAC_IMR_x)			
0481h	Port x MAC Interrupt Pending Register (MAC_IPR_x)			
0482h-07FFh	Reserved for Future Use (RESERVED)			
Switch Port 1 CSRs (x=1)				
0800h	Port x MAC Version ID Register (MAC_VER_ID_x)			
0801h	Port x MAC Receive Configuration Register (MAC_RX_CFG_x)			
0802h-080Fh	Reserved for Future Use (RESERVED)			
0810h	Port x MAC Receive Undersize Count Register (MAC_RX_UNDSZE_CNT_x)			
0811h	Port x MAC Receive 64 Byte Count Register (MAC_RX_64_CNT_x)			
0812h	Port x MAC Receive 65 to 127 Byte Count Register (MAC_RX_65_TO_127_CNT_x)			
0813h	Port x MAC Receive 128 to 255 Byte Count Register (MAC_RX_128_TO_255_CNT_x)			
0814h	Port x MAC Receive 256 to 511 Byte Count Register (MAC_RX_256_TO_511_CNT_x)			
0815h	Port x MAC Receive 512 to 1023 Byte Count Register (MAC_RX_512_TO_1023_CNT_x)			
0816h	Port x MAC Receive 1024 to Max Byte Count Register (MAC_RX_1024_TO_MAX_CNT_x)			
0817h	Port x MAC Receive Oversize Count Register (MAC_RX_OVRSZE_CNT_x)			
0818h	Port x MAC Receive OK Count Register (MAC_RX_PKTOK_CNT_x)			
0819h	Port x MAC Receive CRC Error Count Register (MAC_RX_CRCERR_CNT_x)			
081Ah	Port x MAC Receive Multicast Count Register (MAC_RX_MULCST_CNT_x)			
081Bh	Port x MAC Receive Broadcast Count Register (MAC_RX_BRDCST_CNT_x)			
081Ch	Port x MAC Receive Pause Frame Count Register (MAC_RX_PAUSE_CNT_x)			

Address (INDIRECT)	Register Name (SYMBOL)				
081Dh	Port x MAC Receive Fragment Error Count Register (MAC_RX_FRAG_CNT_x)				
081Eh	Port x MAC Receive Jabber Error Count Register (MAC_RX_JABB_CNT_x)				
081Fh	Port x MAC Receive Alignment Error Count Register (MAC_RX_ALIGN_CNT_x)				
0820h	Port x MAC Receive Packet Length Count Register (MAC_RX_PKTLEN_CNT_x)				
0821h	Port x MAC Receive Good Packet Length Count Register (MAC_RX_GOODPKTLEN_CNT_x)				
0822h	Port x MAC Receive Symbol Error Count Register (MAC_RX_SYMBOL_CNT_x)				
0823h	Port x MAC Receive Control Frame Count Register (MAC_RX_CTLFRM_CNT_x)				
0824h	Port x RX LPI Transitions Register (RX_LPI_TRANSITION_x)				
0825h	Port x RX LPI Time Register (RX_LPI_TIME_x)				
0826h-083Fh	Reserved for Future Use (RESERVED)				
0840h	Port x MAC Transmit Configuration Register (MAC_TX_CFG_x)				
0841h	Port x MAC Transmit Flow Control Settings Register (MAC_TX_FC_SETTINGS_x)				
0842h	Port x EEE Time Wait TX System Register (EEE_TW_TX_SYS_x)				
0843h	Port x EEE TX LPI Request Delay Register (EEE_TX_LPI_REQ_DELAY_x)				
0844h-0850h	Reserved for Future Use (RESERVED)				
0851h	Port x MAC Transmit Deferred Count Register (MAC_TX_DEFER_CNT_x)				
0852h	Port x MAC Transmit Pause Count Register (MAC_TX_PAUSE_CNT_x)				
0853h	Port x MAC Transmit OK Count Register (MAC_TX_PKTOK_CNT_x)				
0854h	Port x MAC Transmit 64 Byte Count Register (MAC_TX_64_CNT_x)				
0855h	Port x MAC Transmit 65 to 127 Byte Count Register (MAC_TX_65_TO_127_CNT_x)				
0856h	Port x MAC Transmit 128 to 255 Byte Count Register (MAC_TX_128_TO_255_CNT_x)				
0857h	Port x MAC Transmit 256 to 511 Byte Count Register (MAC_TX_256_TO_511_CNT_x)				
0858h	Port x MAC Transmit 512 to 1023 Byte Count Register (MAC_TX_512_TO_1023_CNT_x)				
0859h	Port x MAC Transmit 1024 to Max Byte Count Register (MAC_TX_1024_TO_MAX_CNT_x)				
085Ah	Port x MAC Transmit Undersize Count Register (MAC_TX_UNDSZE_CNT_x)				
085Bh	Reserved for Future Use (RESERVED)				
085Ch	Port x MAC Transmit Packet Length Count Register (MAC_TX_PKTLEN_CNT_x)				
085Dh	Port x MAC Transmit Broadcast Count Register (MAC_TX_BRDCST_CNT_x)				
085Eh	Port x MAC Transmit Multicast Count Register (MAC_TX_MULCST_CNT_x)				
085Fh	Port x MAC Transmit Late Collision Count Register (MAC_TX_LATECOL_CNT_x)				
0860h	Port x MAC Transmit Excessive Collision Count Register (MAC_TX_EXCCOL_CNT_x)				

Address (INDIRECT)	Redictor Namo (SYMR())		
0861h	Port x MAC Transmit Single Collision Count Register (MAC_TX_SNGLECOL_CNT_x)		
0862h	Port x MAC Transmit Multiple Collision Count Register (MAC_TX_MULTICOL_CNT_x)		
0863h	Port x MAC Transmit Total Collision Count Register (MAC_TX_TOTALCOL_CNT_x)		
0864h	Port x TX LPI Transitions Register (TX_LPI_TRANSITION_x)		
0865h	Port x TX LPI Time Register (TX_LPI_TIME_x)		
0866h-087Fh	Reserved for Future Use (RESERVED)		
0880h	Port x MAC Interrupt Mask Register (MAC_IMR_x)		
0881h	Port x MAC Interrupt Pending Register (MAC_IPR_x)		
0882h-0BFFh	Reserved for Future Use (RESERVED)		
	Switch Port 2 CSRs (x=2)		
0C00h	Port x MAC Version ID Register (MAC_VER_ID_x)		
0C01h	Port x MAC Receive Configuration Register (MAC_RX_CFG_x)		
0C02h-0C0Fh	h Reserved for Future Use (RESERVED)		
0C10h	Port x MAC Receive Undersize Count Register (MAC_RX_UNDSZE_CNT_x)		
0C11h	Port x MAC Receive 64 Byte Count Register (MAC_RX_64_CNT_x)		
0C12h	Port x MAC Receive 65 to 127 Byte Count Register (MAC_RX_65_TO_127_CNT_x)		
0C13h	Port x MAC Receive 128 to 255 Byte Count Register (MAC_RX_128_TO_255_CNT_x)		
0C14h	Port x MAC Receive 256 to 511 Byte Count Register (MAC_RX_256_TO_511_CNT_x)		
0C15h	Port x MAC Receive 512 to 1023 Byte Count Register (MAC_RX_512_TO_1023_CNT_x)		
0C16h	Port x MAC Receive 1024 to Max Byte Count Register (MAC_RX_1024_TO_MAX_CNT_x)		
0C17h	Port x MAC Receive Oversize Count Register (MAC_RX_OVRSZE_CNT_x)		
0C18h	Port x MAC Receive OK Count Register (MAC_RX_PKTOK_CNT_x)		
0C19h	Port x MAC Receive CRC Error Count Register (MAC_RX_CRCERR_CNT_x)		
0C1Ah	Port x MAC Receive Multicast Count Register (MAC_RX_MULCST_CNT_x)		
0C1Bh	Port x MAC Receive Broadcast Count Register (MAC_RX_BRDCST_CNT_x)		
0C1Ch	Port x MAC Receive Pause Frame Count Register (MAC_RX_PAUSE_CNT_x)		
0C1Dh	Port x MAC Receive Fragment Error Count Register (MAC_RX_FRAG_CNT_x)		
0C1Eh	Port x MAC Receive Jabber Error Count Register (MAC_RX_JABB_CNT_x)		
0C1Fh	Port x MAC Receive Alignment Error Count Register (MAC_RX_ALIGN_CNT_x)		
0C20h	Port x MAC Receive Packet Length Count Register (MAC_RX_PKTLEN_CNT_x)		
0C21h	Port x MAC Receive Good Packet Length Count Register (MAC_RX_GOODPKTLEN_CNT_x)		

Address (INDIRECT) Register Name (SYMBOL)		
0C22h	Port x MAC Receive Symbol Error Count Register (MAC_RX_SYMBOL_CNT_x)	
0C23h	Port x MAC Receive Control Frame Count Register (MAC_RX_CTLFRM_CNT_x)	
0C24h	Port x RX LPI Transitions Register (RX_LPI_TRANSITION_x)	
0C25h	Port x RX LPI Time Register (RX_LPI_TIME_x)	
0C26h-0C3Fh	Reserved for Future Use (RESERVED)	
0C40h	Port x MAC Transmit Configuration Register (MAC_TX_CFG_x)	
0C41h	Port x MAC Transmit Flow Control Settings Register (MAC_TX_FC_SETTINGS_x)	
0C42h	Port x EEE Time Wait TX System Register (EEE_TW_TX_SYS_x)	
0C43h	Port x EEE TX LPI Request Delay Register (EEE_TX_LPI_REQ_DELAY_x)	
0C44h-0C50h	Reserved for Future Use (RESERVED)	
0C51h	Port x MAC Transmit Deferred Count Register (MAC_TX_DEFER_CNT_x)	
0C52h	Port x MAC Transmit Pause Count Register (MAC_TX_PAUSE_CNT_x)	
0C53h	Port x MAC Transmit OK Count Register (MAC_TX_PKTOK_CNT_x)	
0C54h	Port x MAC Transmit 64 Byte Count Register (MAC_TX_64_CNT_x)	
0C55h	Port x MAC Transmit 65 to 127 Byte Count Register (MAC_TX_65_TO_127_CNT_x)	
0C56h	Port x MAC Transmit 128 to 255 Byte Count Register (MAC_TX_128_TO_255_CNT_x)	
0C57h	Port x MAC Transmit 256 to 511 Byte Count Register (MAC_TX_256_TO_511_CNT_x)	
0C58h	Port x MAC Transmit 512 to 1023 Byte Count Register (MAC_TX_512_TO_1023_CNT_x)	
0C59h	Port x MAC Transmit 1024 to Max Byte Count Register (MAC_TX_1024_TO_MAX_CNT_x)	
0C5Ah	Port x MAC Transmit Undersize Count Register (MAC_TX_UNDSZE_CNT_x)	
0C5Bh	Reserved for Future Use (RESERVED)	
0C5Ch	Port x MAC Transmit Packet Length Count Register (MAC_TX_PKTLEN_CNT_x)	
0C5Dh	Port x MAC Transmit Broadcast Count Register (MAC_TX_BRDCST_CNT_x)	
0C5Eh	Port x MAC Transmit Multicast Count Register (MAC_TX_MULCST_CNT_x)	
0C5Fh	Port x MAC Transmit Late Collision Count Register (MAC_TX_LATECOL_CNT_x)	
0C60h	Port x MAC Transmit Excessive Collision Count Register (MAC_TX_EXCCOL_CNT_x)	
0C61h	Port x MAC Transmit Single Collision Count Register (MAC_TX_SNGLECOL_CNT_x)	
0C62h	Port x MAC Transmit Multiple Collision Count Register (MAC_TX_MULTICOL_CNT_x)	
0C63h	Port x MAC Transmit Total Collision Count Register (MAC_TX_TOTALCOL_CNT_x)	
0C64h	Port x TX LPI Transitions Register (TX_LPI_TRANSITION_x)	
0C65h	Port x TX LPI Time Register (TX_LPI_TIME_x)	

TABLE 10-9: INDIRECTLY ACCESSIBLE SWITCH CONTROL AND STATUS REGISTERS
---

Address (INDIRECT)	Register Name (SYMBOL)			
0C66h-0C7Fh	Reserved for Future Use (RESERVED)			
0C80h	Port x MAC Interrupt Mask Register (MAC_IMR_x)			
0C81h	Port x MAC Interrupt Pending Register (MAC_IPR_x)			
0C82h-17FFh	Reserved for Future Use (RESERVED)			
	Switch Engine CSRs			
1800h	Switch Engine ALR Command Register (SWE_ALR_CMD)			
1801h	Switch Engine ALR Write Data 0 Register (SWE_ALR_WR_DAT_0)			
1802h	Switch Engine ALR Write Data 1 Register (SWE_ALR_WR_DAT_1)			
1803h-1804h	Reserved for Future Use (RESERVED)			
1805h	Switch Engine ALR Read Data 0 Register (SWE_ALR_RD_DAT_0)			
1806h	Switch Engine ALR Read Data 1 Register (SWE_ALR_RD_DAT_1)			
1807h	Reserved for Future Use (RESERVED)			
1808h	Switch Engine ALR Command Status Register (SWE_ALR_CMD_STS)			
1809h	Switch Engine ALR Configuration Register (SWE_ALR_CFG)			
180Ah	Switch Engine ALR Override Register (SWE_ALR_OVERRIDE)			
180Bh	Switch Engine VLAN Command Register (SWE_VLAN_CMD)			
180Ch	Switch Engine VLAN Write Data Register (SWE_VLAN_WR_DATA)			
180Dh	Reserved for Future Use (RESERVED)			
180Eh	Switch Engine VLAN Read Data Register (SWE_VLAN_RD_DATA)			
180Fh	Reserved for Future Use (RESERVED)			
1810h	Switch Engine VLAN Command Status Register (SWE_VLAN_CMD_STS)			
1811h	Switch Engine DIFFSERV Table Command Register (SWE_DIFFSERV_TBL_CFG)			
1812h	Switch Engine DIFFSERV Table Write Data Register (SWE_DIFFSERV_TBL_WR_DATA)			
1813h	Switch Engine DIFFSERV Table Read Data Register (SWE_DIFFSERV_TBL_RD_DATA)			
1814h	Switch Engine DIFFSERV Table Command Status Register (SWE_DIFFSERV_TBL_CMD_STS)			
1815h-183Fh	Reserved for Future Use (RESERVED)			
1840h	Switch Engine Global Ingress Configuration Register (SWE_GLOBAL_INGRSS_CFG)			
1841h	Switch Engine Port Ingress Configuration Register (SWE_PORT_INGRSS_CFG)			
1842h	Switch Engine Admit Only VLAN Register (SWE_ADMT_ONLY_VLAN)			
1843h	Switch Engine Port State Register (SWE_PORT_STATE)			
1844h	Reserved for Future Use (RESERVED)			

Address (INDIRECT)	Register Name (SYMBOL)				
1845h	Switch Engine Priority to Queue Register (SWE_PRI_TO_QUE)				
1846h	Switch Engine Port Mirroring Register (SWE_PORT_MIRROR)				
1847h	Switch Engine Ingress Port Type Register (SWE_INGRSS_PORT_TYP)				
1848h	Switch Engine Broadcast Throttling Register (SWE_BCST_THROT)				
1849h	Switch Engine Admit Non Member Register (SWE_ADMT_N_MEMBER)				
184Ah	Switch Engine Ingress Rate Configuration Register (SWE_INGRSS_RATE_CFG)				
184Bh	Switch Engine Ingress Rate Command Register (SWE_INGRSS_RATE_CMD)				
184Ch	Switch Engine Ingress Rate Command Status Register (SWE_INGRSS_RATE_CMD_STS)				
184Dh	Switch Engine Ingress Rate Write Data Register (SWE_INGRSS_RATE_WR_DATA)				
184Eh	Switch Engine Ingress Rate Read Data Register (SWE_INGRSS_RATE_RD_DATA)				
184Fh	Reserved for Future Use (RESERVED)				
1850h	Switch Engine Port 0 Ingress Filtered Count Register (SWE_FILTERED_CNT_0)				
1851h	Switch Engine Port 1 Ingress Filtered Count Register (SWE_FILTERED_CNT_1)				
1852h	Switch Engine Port 2 Ingress Filtered Count Register (SWE_FILTERED_CNT_2)				
1853h-1854h	Reserved for Future Use (RESERVED)				
1855h	Switch Engine Port 0 Ingress VLAN Priority Regeneration Table Register (SWE_INGRSS_RE-GEN_TBL_0)				
1856h	Switch Engine Port 1 Ingress VLAN Priority Regeneration Table Register (SWE_INGRSS_RE-GEN_TBL_1)				
1857h	Switch Engine Port 2 Ingress VLAN Priority Regeneration Table Register (SWE_INGRSS_RE-GEN_TBL_2)				
1858h	Switch Engine Port 0 Learn Discard Count Register (SWE_LRN_DISCRD_CNT_0)				
1859h	Switch Engine Port 1 Learn Discard Count Register (SWE_LRN_DISCRD_CNT_1)				
185Ah	Switch Engine Port 2 Learn Discard Count Register (SWE_LRN_DISCRD_CNT_2)				
185Bh-187Fh	Reserved for Future Use (RESERVED)				
1880h	Switch Engine Interrupt Mask Register (SWE_IMR)				
1881h	Switch Engine Interrupt Pending Register (SWE_IPR)				
1882h-1BFFh	Reserved for Future Use (RESERVED)				
	Buffer Manager (BM) CSRs				
1C00h	Buffer Manager Configuration Register (BM_CFG)				
1C01h	Buffer Manager Drop Level Register (BM_DROP_LVL)				
1C02h	Buffer Manager Flow Control Pause Level Register (BM_FC_PAUSE_LVL)				
1C03h	Buffer Manager Flow Control Resume Level Register (BM_FC_RESUME_LVL)				

#### TABLE 10-9: INDIRECTLY ACCESSIBLE SWITCH CONTROL AND STATUS REGISTERS

© 2015 Microchip Technology Inc.

Address (INDIRECT)	Register Name (SYMBOL)			
1C04h	Buffer Manager Broadcast Buffer Level Register (BM_BCST_LVL)			
1C05h	Buffer Manager Port 0 Drop Count Register (BM_DRP_CNT_SRC_0)			
1C06h	Buffer Manager Port 1 Drop Count Register (BM_DRP_CNT_SRC_1)			
1C07h	Buffer Manager Port 2 Drop Count Register (BM_DRP_CNT_SRC_2)			
1C08h	Buffer Manager Reset Status Register (BM_RST_STS)			
1C09h	Buffer Manager Random Discard Table Command Register (BM_RNDM_DSCRD_TBL_CMD)			
1C0Ah	Buffer Manager Random Discard Table Write Data Register (BM_RNDM_DSCRD_TBL_WDATA)			
1C0Bh	Buffer Manager Random Discard Table Read Data Register (BM_RNDM_DSCRD_TBL_RDATA)			
1C0Ch	Buffer Manager Egress Port Type Register (BM_EGRSS_PORT_TYPE)			
1C0Dh	Buffer Manager Port 0 Egress Rate Priority Queue 0/1 Register (BM_EGRSS_RATE_00_01)			
1C0Eh	Buffer Manager Port 0 Egress Rate Priority Queue 2/3 Register (BM_EGRSS_RATE_02_03)			
1C0Fh	Buffer Manager Port 1 Egress Rate Priority Queue 0/1 Register (BM_EGRSS_RATE_10_11)			
1C10h	Buffer Manager Port 1 Egress Rate Priority Queue 2/3 Register (BM_EGRSS_RATE_12_13)			
1C11h	Buffer Manager Port 2 Egress Rate Priority Queue 0/1 Register (BM_EGRSS_RATE_20_21)			
1C12h	Buffer Manager Port 2 Egress Rate Priority Queue 2/3 Register (BM_EGRSS_RATE_22_23)			
1C13h	Buffer Manager Port 0 Default VLAN ID and Priority Register (BM_VLAN_0)			
1C14h	Buffer Manager Port 1 Default VLAN ID and Priority Register (BM_VLAN_1)			
1C15h	Buffer Manager Port 2 Default VLAN ID and Priority Register (BM_VLAN_2)			
1C16h	Buffer Manager Port 0 Ingress Rate Drop Count Register (BM_RATE_DRP_CNT_SRC_0)			
1C17h	Buffer Manager Port 1 Ingress Rate Drop Count Register (BM_RATE_DRP_CNT_SRC_1)			
1C18h	Buffer Manager Port 2 Ingress Rate Drop Count Register (BM_RATE_DRP_CNT_SRC_2)			
1C19h-1C1Fh	Reserved for Future Use (RESERVED)			
1C20h	Buffer Manager Interrupt Mask Register (BM_IMR)			
1C21h	Buffer Manager Interrupt Pending Register (BM_IPR)			
1C22h-FFFFh	Reserved for Future Use (RESERVED)			

### 10.7.1 GENERAL SWITCH CSRS

This section details the general Switch Fabric CSRs. These registers control the main reset and interrupt functions of the Switch Fabric. A list of the general switch CSRs and their corresponding register numbers is included in Table 10-9.

10.7.1.1 Switch Device ID Register (SW\_DEV\_ID)

Register #: 0000h Size: 32 bits

This read-only register contains switch device ID information, including the device type, chip version and revision codes.

Bits	Description	Туре	Default
31:24	RESERVED	RO	-
23:16	Device Type Code (DEVICE_TYPE)	RO	03h
15:8	Chip Version Code (CHIP_VERSION)	RO	06h
7:0	Revision Code (REVISION)	RO	07h

### 10.7.1.2 Switch Reset Register (SW\_RESET)

Register #:0001hSize:32 bits

This register contains the Switch Fabric global reset. Refer to the Switch Reset portion of Section 6.2, "Resets," on page 56 for more information.

Bits	Description	Туре	Default
31:1	RESERVED	RO	-
0	<b>Switch Fabric Reset (SW_RESET)</b> This bit is the global switch fabric reset. All switch fabric blocks are affected. This bit must be manually cleared by software.	WO	Ob

### 10.7.1.3 Switch Global Interrupt Mask Register (SW\_IMR)

Register #:	0004h	Size:	32 bits
$\pi cgiotor \pi$ .	000-11	0120.	

This read/write register contains the global interrupt mask for the Switch Fabric interrupts. All switch related interrupts in the Switch Global Interrupt Pending Register (SW\_IPR) may be masked via this register. An interrupt is masked by setting the corresponding bit of this register. Clearing a bit will unmask the interrupt. When an unmasked Switch Fabric interrupt is generated in the Switch Global Interrupt Pending Register (SW\_IPR), the interrupt will trigger the Switch Fabric Interrupt Event (SWITCH\_INT) bit in the Interrupt Status Register (INT\_STS). Refer to Section 8.0, "System Interrupts," on page 88 for more information.

Bits	Description	Туре	Default
31:9	RESERVED	RO	-
8:7	RESERVED Note: These bits must be written as 11b.	R/W	11b
6	Buffer Manager Interrupt Mask (BM) When set, prevents the generation of Switch Fabric interrupts due to the Buf- fer Manager via the Buffer Manager Interrupt Pending Register (BM_IPR). The status bits in the Switch Global Interrupt Pending Register (SW_IPR) are not affected.	R/W	1b
5	Switch Engine Interrupt Mask (SWE) When set, prevents the generation of Switch Fabric interrupts due to the Switch Engine via the Switch Engine Interrupt Pending Register (SWE_IPR). The status bits in the Switch Global Interrupt Pending Register (SW_IPR) are not affected.	R/W	1b
4:3	RESERVED Note: These bits must be written as 11b.	R/W	11b
2	Port 2 MAC Interrupt Mask (MAC_2) When set, prevents the generation of Switch Fabric interrupts due to the Port 2 MAC via the MAC_IPR_2 register (see Section 10.7.2.50, on page 289). The status bits in the Switch Global Interrupt Pending Register (SW_IPR) are not affected.	R/W	1b
1	Port 1 MAC Interrupt Mask (MAC_1) When set, prevents the generation of Switch Fabric interrupts due to the Port 1 MAC via the MAC_IPR_1 register (see Section 10.7.2.50, on page 289). The status bits in the Switch Global Interrupt Pending Register (SW_IPR) are not affected.	R/W	1b
0	<b>Port 0 MAC Interrupt Mask (MAC_0)</b> When set, prevents the generation of Switch Fabric interrupts due to the Port 0 MAC via the MAC_IPR_0 register (see Section 10.7.2.50, on page 289). The status bits in the Switch Global Interrupt Pending Register (SW_IPR) are not affected.	R/W	1b

### 10.7.1.4 Switch Global Interrupt Pending Register (SW\_IPR)

Register #:	0005h	Size:	32 bits
$\pi cgiotor \pi$ .	000011	0120.	

This read-only register contains the pending global interrupts for the Switch Fabric. A set bit indicates an unmasked bit in the corresponding Switch Fabric sub-system has been triggered. All switch-related interrupts in this register may be masked via the Switch Global Interrupt Mask Register (SW\_IMR). When an unmasked Switch Fabric interrupt is generated in this register, the interrupt will trigger the Switch Fabric Interrupt Event (SWITCH\_INT) bit in the Interrupt Status Register (INT\_STS). Refer to Section 8.0, "System Interrupts," on page 88 for more information.

Bits	Description	Туре	Default
31:7	RESERVED	RO	-
6	Buffer Manager Interrupt (BM) Set when any unmasked bit in the Buffer Manager Interrupt Pending Register (BM_IPR) is triggered. A read of this register clears this bit.	RC	Ob
5	Switch Engine Interrupt (SWE) Set when any unmasked bit in the Switch Engine Interrupt Pending Register (SWE_IPR) is triggered. A read of this register clears this bit.	RC	Ob
4:3	RESERVED	RO	-
2	<b>Port 2 MAC Interrupt (MAC_2)</b> Set when any unmasked bit in the MAC_IPR_2 register (see Section 10.7.2.50, on page 289) is triggered. A read of this register clears this bit.	RC	Ob
1	<b>Port 1 MAC Interrupt (MAC_1)</b> Set when any unmasked bit in the MAC_IPR_1 register (see Section 10.7.2.50, on page 289) is triggered. A read of this register clears this bit.	RC	Ob
0	<b>Port 0 MAC Interrupt (MAC_0)</b> Set when any unmasked bit in the MAC_IPR_0 register (see Section 10.7.2.50, on page 289) is triggered. A read of this register clears this bit.	RC	Ob

### 10.7.2 SWITCH PORT 0, PORT 1 AND PORT 2 CSRS

This section details the switch Port 0, Port 1 and Port 2 CSRs. Each port provides a functionally identical set of registers which allow for the configuration of port settings, interrupts and the monitoring of the various packet counters.

Because the Port 0, Port 1 and Port 2 CSRs are functionally identical, their register descriptions have been consolidated. A lowercase "x" has been appended to the end of each switch port register name in this section, where "x" should be replaced with "0", "1" or "2" for the Port 0, Port 1 or Port 2 registers respectively. A list of the Switch Port 0, Port 1 and Port 2 registers and their corresponding register numbers is included in TABLE 10-9:.

### 10.7.2.1 Port x MAC Version ID Register (MAC\_VER\_ID\_x)

Register #:	Port0: 0400h	Size:	32 bits
	Port1: 0800h		
	Port2: 0C00h		

This read-only register contains switch device ID information, including the device type, chip version and revision codes.

Bits	Description		Default
31:12	RESERVED	RO	-
11:8	Device Type Code (DEVICE_TYPE)	RO	5h
7:4	Chip Version Code (CHIP_VERSION)	RO	9h
3:0	Revision Code (REVISION)	RO	3h

### 10.7.2.2 Port x MAC Receive Configuration Register (MAC\_RX\_CFG\_x)

Port0: 0401h	Size:	32 bits
Port1: 0801h		
Port2: 0C01h		
	Port1: 0801h	Port1: 0801h

This read/write register configures the packet type passing parameters of the port.

Bits	Description	Туре	Default
31:8	RESERVED	RO	-
7	RESERVED Note: This bit must always be written as 0.	R/W	0b
6	RESERVED	RO	-
5	<b>Enable Receive Own Transmit</b> When set, the switch port will receive its own transmission if it is looped back from the PHY. Normally, this function is only used in half-duplex PHY loop- back.	R/W	0b
4	RESERVED	RO	-
3	<b>Jumbo2K</b> When set, the maximum packet size accepted is 2048 bytes. Statistics boundaries are also adjusted.	R/W	Ob
2	RESERVED	RO	-
1	<b>Reject MAC Types</b> When set, MAC control frames (packets with a type field of 8808h) are fil- tered. When cleared, MAC Control frames, other than MAC Control Pause frames, are sent to the forwarding process. MAC Control Pause frames are always consumed by the switch.	R/W	1b
0	<b>RX Enable (RXEN)</b> When set, the receive port is enabled. When cleared, the receive port is disabled.	R/W	1b

### 10.7.2.3 Port x MAC Receive Undersize Count Register (MAC\_RX\_UNDSZE\_CNT\_x)

Register #: Port0: 0410h Size: 32 bits Port1: 0810h Port2: 0C10h

This register provides a counter of undersized packets received by the port. The counter is cleared upon being read.

В	Bits		Description	Туре	Default
3	1:0	RX Und Count o	dersize of packets that have less than 64 byte and a valid FCS.	RC	00000000h
		Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 115 hours.		

#### 10.7.2.4 Port x MAC Receive 64 Byte Count Register (MAC\_RX\_64\_CNT\_x)

Register #:	Port0: 0411h	Size:	32 bits
	Port1: 0811h		
	Port2: 0C11h		

This register provides a counter of 64 byte packets received by the port. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	RX 64 Count c	Bytes of packets (including bad packets) that have exactly 64 bytes.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

**Note:** A bad packet is defined as a packet that has an FCS or Symbol error. For this counter, a packet that is not an integral number of bytes is rounded down to the nearest byte.

10.7.2.5 Port x MAC Receive 65 to 127 Byte Count Register (MAC\_RX\_65\_TO\_127\_CNT\_x)

Register #:	Port0: 0412h	Size:	
	Port1: 0812h		
	Port2: 0C12h		

This register provides a counter of received packets between the size of 65 to 127 bytes. The counter is cleared upon being read.

32 bits

Bits	Description	Туре	Default
31:0	<b>RX 65 to 127 Bytes</b> Count of packets (including bad packets) that have between 65 and 12 bytes.	RC RC	00000000h
	<b>Note:</b> This counter will stop at its maximum value of FFFF_FFFh Minimum rollover time at 100 Mbps is approximately 487 ho		

**Note:** A bad packet is defined as a packet that has an FCS or Symbol error. For this counter, a packet that is not an integral number of bytes is rounded down to the nearest byte.

10.7.2.6 Port x MAC Receive 128 to 255 Byte Count Register (MAC\_RX\_128\_TO\_255\_CNT\_x)

Register #:	Port0: 0413h	Size:	32 bits
C	Port1: 0813h		
	Port2: 0C13h		

This register provides a counter of received packets between the size of 128 to 255 bytes. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0		to 255 Bytes of packets (including bad packets) that have between 128 and 255	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 848 hours.		

**Note:** A bad packet is defined as a packet that has an FCS or Symbol error. For this counter, a packet that is not an integral number of bytes is rounded down to the nearest byte.

10.7.2.7 Port x MAC Receive 256 to 511 Byte Count Register (MAC\_RX\_256\_TO\_511\_CNT\_x)

Register #:	Port0: 0414h	Size:	32 bits
0	Port1: 0814h		
	Port2: 0C14h		

This register provides a counter of received packets between the size of 256 to 511 bytes. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0		to <b>511 Bytes</b> f packets (including bad packets) that have between 256 and 511	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 1581 hours.		

**Note:** A bad packet is defined as a packet that has an FCS or Symbol error. For this counter, a packet that is not an integral number of bytes is rounded down to the nearest byte.

10.7.2.8 Port x MAC Receive 512 to 1023 Byte Count Register (MAC\_RX\_512\_TO\_1023\_CNT\_x)

Register #:	Port0: 0415h	Size:	32 bits
-	Port1: 0815h		
	Port2: 0C15h		

This register provides a counter of received packets between the size of 512 to 1023 bytes. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	RX 512 Count c bytes.	to 1023 Bytes of packets (including bad packets) that have between 512 and 1023	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 3047 hours.		

**Note:** A bad packet is defined as a packet that has an FCS or Symbol error. For this counter, a packet that is not an integral number of bytes is rounded down to the nearest byte.

10.7.2.9 Port x MAC Receive 1024 to Max Byte Count Register (MAC\_RX\_1024\_TO\_MAX\_CNT\_x)

Register #:	Port0: 0416h	Size:	32 bits
	Port1: 0816h		
	Port2: 0C16h		

This register provides a counter of received packets between the size of 1024 to the maximum allowable number bytes. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	Count o maximu untagge the Port	<b>4 to Max Bytes</b> f packets (including bad packets) that have between 1024 and the m allowable number of bytes. The max number of bytes is 1518 for d packets and 1522 for tagged packets. If the Jumbo2K bit is set in x MAC Receive Configuration Register (MAC_RX_CFG_x), the max of bytes is 2048.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 5979 hours.		

**Note:** A bad packet is defined as a packet that has an FCS or Symbol error. For this counter, a packet with the maximum number of bytes that is not an integral number of bytes (e.g., a 1518 1/2 byte packet) is counted.

10.7.2.10 Port x MAC Receive Oversize Count Register (MAC\_RX\_OVRSZE\_CNT\_x)

Port0: 0417h

Port1: 0817h

Register #:

Size:

32 bits

Port2: 0C17h This register provides a counter of received packets with a size greater than the maximum byte size. The counter is

Bits		Description	Туре	Default
31:0	bytes a ets and	of packets that have more than the maximum allowable number of and a valid FCS. The max number of bytes is 1518 for untagged pack- 1522 for tagged packets. If the Jumbo2K bit is set in the Port x MAC e Configuration Register (MAC_RX_CFG_x), the max number of	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 8813 hours.		

**Note:** For this counter, a packet with the maximum number of bytes that is not an integral number of bytes (e.g., a 1518 1/2 byte packet) is not considered oversize.

cleared upon being read.

### 10.7.2.11 Port x MAC Receive OK Count Register (MAC\_RX\_PKTOK\_CNT\_x)

Register #: Port0: 0418h Size: 32 bits Port1: 0818h Port2: 0C18h

This register provides a counter of received packets that are or proper length and are free of errors. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	RX OK Count c	of packets that are of proper length and are free of errors.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

**Note:** A bad packet is one that has a FCS or Symbol error.

10.7.2.12 Port x MAC Receive CRC Error Count Register (MAC\_RX\_CRCERR\_CNT\_x)

Register #: Port0: 0419h Size: Port1: 0819h Port2: 0C19h

This register provides a counter of received packets that with CRC errors. The counter is cleared upon being read.

32 bits

Bits		Description	Туре	Default
31:0	of bytes ber of by Jumbo2	f packets that have between 64 and the maximum allowable number and have a bad FCS, but do not have an extra nibble. The max num- ytes is 1518 for untagged packets and 1522 for tagged packets. If the K bit is set in the Port x MAC Receive Configuration Register RX_CFG_x), the max number of bytes is 2048.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 137 hours.		

### 10.7.2.13 Port x MAC Receive Multicast Count Register (MAC\_RX\_MULCST\_CNT\_x)

Register #:	Port0: 041Ah	Size:	32 bits
	Port1: 081Ah		
	Port2: 0C1Ah		

This register provides a counter of valid received packets with a multicast destination address. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0		Iticast of good packets (proper length and free of errors), including MAC con- nes, that have a multicast destination address (not including broad-	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

**Note:** A bad packet is one that has a FCS or Symbol error.

10.7.2.14 Port x MAC Receive Broadcast Count Register (MAC\_RX\_BRDCST\_CNT\_x)

Register #:	Port0: 041Bh	Size:	32 bits
	Port1: 081Bh		
	Port2: 0C1Bh		

This register provides a counter of valid received packets with a broadcast destination address. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0		adcast f valid packets (proper length and free of errors) that have a broad- stination address.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

Note: A bad packet is one that has a FCS or Symbol error.

10.7.2.15 Port x MAC Receive Pause Frame Count Register (MAC\_RX\_PAUSE\_CNT\_x)

Register #: Port0: 041Ch Size: 32 bits Port1: 081Ch Port2: 0C1Ch

This register provides a counter of valid received pause frame packets. The counter is cleared upon being read.

Bits	Description	Туре	Default
31:0	<b>RX Pause Frame</b> Count of valid packets (proper length and free of errors) that have a type field of 8808h and an op-code of 0001(Pause).	RC	00000000h
	<b>Note:</b> This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

**Note:** A bad packet is one that has a FCS or Symbol error.

10.7.2.16 Port x MAC Receive Fragment Error Count Register (MAC\_RX\_FRAG\_CNT\_x)

Register #: Port0: 041Dh Size: Port1: 081Dh Port2: 0C1Dh 32 bits

This register provides a counter of received packets of less than 64 bytes and a FCS error. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	RX Fra Count c	<b>gment</b> of packets that have less than 64 bytes and a FCS error.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 115 hours.		

10.7.2.17 Port x MAC Receive Jabber Error Count Register (MAC\_RX\_JABB\_CNT\_x)

Register #:	Port0: 041Eh	Size:	32 bits
	Port1: 081Eh		
	Port2: 0C1Eh		

This register provides a counter of received packets with greater than the maximum allowable number of bytes and a FCS error. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	bytes a packets x MAC	<b>ber</b> If packets that have more than the maximum allowable number of a FCS error. The max number of bytes is 1518 for untagged and 1522 for tagged packets. If the Jumbo2K bit is set in the Port Receive Configuration Register (MAC_RX_CFG_x), the max number is 2048.	RC	00000000h
	Note:			

**Note:** For this counter, a packet with the maximum number of bytes that is not an integral number of bytes (e.g. a 1518 1/2 byte packet) and contains a FCS error is not considered jabber and is not counted here.

10.7.2.18 Port x MAC Receive Alignment Error Count Register (MAC\_RX\_ALIGN\_CNT\_x)

Register #:	Port0: 041Fh	Size:	32 bits
	Port1: 081Fh		
	Port2: 0C1Fh		

This register provides a counter of received packets with 64 bytes to the maximum allowable and a FCS error. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	number number the Jum	gnment of packets that have between 64 bytes and the maximum allowable of bytes and are not byte aligned and have a bad FCS. The max of bytes is 1518 for untagged packets and 1522 for tagged packets. If nbo2K bit is set in the Port x MAC Receive Configuration Register RX_CFG_x), the max number of bytes is 2048.	RC	00000000h
	<b>Note:</b> This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.			

**Note:** For this counter, a packet with the maximum number of bytes that is not an integral number of bytes (e.g. a 1518 1/2 byte packet) and a FCS error is considered an alignment error and is counted.

### 10.7.2.19 Port x MAC Receive Packet Length Count Register (MAC\_RX\_PKTLEN\_CNT\_x)

Register #: Port0: 0420h Size: 32 bits Port1: 0820h Port2: 0C20h

This register provides a counter of total bytes received. The counter is cleared upon being read.

Bits	Description		Туре	Default
31:0		RX Bytes Count of total bytes received (including bad packets).		00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 5.8 hours.		

**Note:** If necessary, for oversized packets, the packet is either truncated at 1518 bytes (untagged, Jumbo2K=0), 1522 bytes (tagged, Jumbo2K=0) or 2048 bytes (Jumbo2K=1). If this occurs, the byte count recorded is 1518, 1522 or 2048, respectively. The Jumbo2K bit is located in the Port x MAC Receive Configuration Register (MAC\_RX\_CFG\_x).

**Note:** A bad packet is one that has an FCS or Symbol error. For this counter, a packet that is not an integral number of bytes (e.g. a 1518 1/2 byte packet) is rounded down to the nearest byte.

10.7.2.20 Port x MAC Receive Good Packet Length Count Register (MAC\_RX\_GOODPKTLEN\_CNT\_x)

32 bits

Register #:	Port0: 0421h	Size:	
	Port1: 0821h		
	Port2: 0C21h		

This register provides a counter of total bytes received in good packets. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0		od Bytes f total bytes received in good packets (proper length and free of	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 5.8 hours.		

**Note:** A bad packet is one that has an FCS or Symbol error.

10.7.2.21 Port x MAC Receive Symbol Error Count Register (MAC\_RX\_SYMBOL\_CNT\_x)

Register #:	Port0: 0422h	Size:	32 bits
	Port1: 0822h		
	Port2: 0C22h		

This register provides a counter of received packets with a symbol error. The counter is cleared upon being read.

Bits	5	Description	Туре	Default
31:0		mbol of packets that had a receive symbol error.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 115 hours.		

10.7.2.22 Port x MAC Receive Control Frame Count Register (MAC\_RX\_CTLFRM\_CNT\_x)

Register #:	Port0: 0423h	Size:	32 bits
	Port1: 0823h		
	Port2: 0C23h		

This register provides a counter of good packets with a type field of 8808h. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0		n <b>trol Frame</b> f good packets (proper length and free of errors) that have a type field h.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

Note: A bad packet is one that has an FCS or Symbol error.

#### 10.7.2.23 Port x RX LPI Transitions Register (RX\_LPI\_TRANSITION\_x)

Register #: Port0: 0424h Size: 32 bits Port1: 0824h Port2: 0C24h

This register indicates the number of times that the RX LPI indication from the PHY changed from de-asserted to asserted.

Bits	Description	Туре	Default
31:0	<b>EEE RX LPI Transitions</b> Count of total number of times that the RX LPI indication from the PHY changed from de-asserted to asserted.	RO	00000000h
	The counter is reset if the Energy Efficient Ethernet (EEE_ENABLE) bit in the Port x MAC Transmit Configuration Register (MAC_TX_CFG_x) is low.		

#### 10.7.2.24 Port x RX LPI Time Register (RX\_LPI\_TIME\_x)

Register #:	Port0: 0425h	Size:	32 bits
	Port1: 0825h		
	Port2: 0C25h		

This register shows the total duration that the PHY has indicated RX LPI.

Bits	Description	Туре	Default
31:0	<b>EEE RX LPI Time</b> This field shows the total duration, in microseconds, that the PHY has indi- cated RX LPI.	RO	00000000h
	The counter is reset if the Energy Efficient Ethernet (EEE_ENABLE) bit in the Port x MAC Transmit Configuration Register (MAC_TX_CFG_x) is low.		

### 10.7.2.25 Port x MAC Transmit Configuration Register (MAC\_TX\_CFG\_x)

Register #:	Port0: 0440h	Size:	32 bits
	Port1: 0840h		
	Port2: 0C40h		

This read/write register configures the transmit packet parameters of the port.

Bits	Description	Туре	Default
31:9	RESERVED	RO	-
8	<b>Energy Efficient Ethernet (EEE_ENABLE)</b> When set, this bit enables EEE operation (both TX LPI and RX LPI)	R/W	Note 18
7	<b>MAC Counter Test</b> When set, TX and RX counters that normally clear to 0 when read, will be set to 7FFF_FFCh when read with the exception of the Port x MAC Receive Packet Length Count Register (MAC_RX_PKTLEN_CNT_x), Port x MAC Transmit Packet Length Count Register (MAC_TX_PKTLEN_CNT_x) and Port x MAC Receive Good Packet Length Count Register (MAC_RX_GOOD- PKTLEN_CNT_x) counters which will be set to 7FFF_F80h.	R/W	Ob
6:2	<b>IFG Config</b> These bits control the transmit inter-frame gap. IFG bit times = (IFG Config * 4) + 12	R/W	10101b
	<b>Note:</b> IFG Config values less than 15 are unsupported.		
1	<b>TX Pad Enable</b> When set, transmit packets shorter than 64 bytes are padded with zeros and will become 64 bytes in length.	R/W	1b
	<b>Note:</b> Padding is used when a VLAN tagged frame of less than 68 bytes is received and has its tag removed (becoming less than 64 bytes in length).		
0	<b>TX Enable (TXEN)</b> When set, the transmit port is enabled. When cleared, the transmit port is disabled.	R/W	1b

**Note 18:** The default value of this field is determined by the EEE\_enable\_strap\_0, EEE\_enable\_strap\_1 or EEE\_enable\_strap\_2 configuration strap.

### 10.7.2.26 Port x MAC Transmit Flow Control Settings Register (MAC\_TX\_FC\_SETTINGS\_x)

Register #: Port0: 0441h Port1: 0841h Port2: 0C41h

Size:

32 bits

This read/write register configures the flow control settings of the port.

Bits	Description	Туре	Default
31:18	RESERVED	RO	-
17:16	Backoff Reset RX/TX Half-duplex-only. Determines when the truncated binary exponential backoff attempts counter is reset.00 = Reset on successful transmission (IEEE standard) 01 = Reset on successful reception 1X = Reset on either successful transmission or reception	R/W	00b
15:0	<b>Pause Time Value</b> The value that is inserted into the transmitted pause packet when the switch wants to "XOFF" its link partner.	R/W	FFFFh

### 10.7.2.27 Port x EEE Time Wait TX System Register (EEE\_TW\_TX\_SYS\_x)

Register #:	Port0: 0442h	Size:	32 bits
-	Port1: 0842h		
	Port2: 0C42h		

This register configures the time to wait before starting packet transmission after TX LPI removal.

Bits	Description	Туре	Default
31:24	RESERVED	RO	-
23:0	<b>TX Delay After TX LPI Removal</b> This field configures the time to wait, in microseconds, before starting packettransmission after TX LPI removal.Software should only change this field when the Energy Efficient Ethernet(EEE_ENABLE) bit is cleared.	R/W	00001Eh
	<b>Note:</b> In order to meet the IEEE 802.3 specified requirement, the minimum value of this field should be 00001Eh.		

10.7.2.28 Port x EEE TX LPI Request Delay Register (EEE\_TX\_LPI\_REQ\_DELAY\_x)

Register #: Port0: 0443h Size: Port1: 0843h Port2: 0C43h

This register contains the amount of time, in microseconds, the MAC must wait after the TX FIFO is empty before invoking the LPI protocol.

32 bits

Note: The actual time can be up to 1 us longer than specified.

Note: A value of zero is valid and will cause no delay to occur.

Note: If the TX FIFO becomes non-empty, the timer is restarted

Bits	Description	Туре	Default
31:0	<b>EEE TX LPI Request Delay</b> This field contains the time to wait, in microseconds, before invoking the LPI protocol.	R/W	00000000h
	Software should only change this field when the Energy Efficient Ethernet (EEE_ENABLE) bit is cleared.		

10.7.2.29 Port x MAC Transmit Deferred Count Register (MAC\_TX\_DEFER\_CNT\_x)

Register #:	Port0: 0451h	Size:	32 bits
	Port1: 0851h		
	Port2: 0C51h		

This register provides a counter deferred packets. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	the first transmis	erred f packets that were available for transmission but were deferred on transmit attempt due to network traffic (either on receive or prior ssion). This counter is not incremented on collisions. This counter is inted only in half-duplex operation.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

#### 10.7.2.30 Port x MAC Transmit Pause Count Register (MAC\_TX\_PAUSE\_CNT\_x)

Register #:	Port0: 0452h	Size:	32 bits
	Port1: 0852h		
	Port2: 0C52h		

This register provides a counter of transmitted pause packets. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	TX Pause Count of pause packets transmitted.		RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

### 10.7.2.31 Port x MAC Transmit OK Count Register (MAC\_TX\_PKTOK\_CNT\_x)

Register #: Port0: 0453h Size: 32 bits Port1: 0853h Port2: 0C53h

This register provides a counter of successful transmissions. The counter is cleared upon being read.

BITS		DESCRIPTION	TYPE	DEFAULT
31:0	TX OK Count of this cou	f successful transmissions. Undersize packets are not included in nt.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.2.32 Port x MAC Transmit 64 Byte Count Register (MAC\_TX\_64\_CNT\_x)

Register #:	Port0: 0454h	Size:	32 bits
	Port1: 0854h		
	Port2: 0C54h		

This register provides a counter of 64 byte packets transmitted by the port. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	TX 64 Count o	Bytes of packets that have exactly 64 bytes.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.2.33 Port x MAC Transmit 65 to 127 Byte Count Register (MAC\_TX\_65\_TO\_127\_CNT\_x)

Register #:	Port0: 0455h	Size:
	Port1: 0855h	
	Port2: 0C55h	

This register provides a counter of transmitted packets between the size of 65 to 127 bytes. The counter is cleared upon being read.

32 bits

Bits		Description	Туре	Default
31:0		TX 65 to 127 Bytes Count of packets that have between 65 and 127 bytes.		00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 487 hours.		

10.7.2.34 Port x MAC Transmit 128 to 255 Byte Count Register (MAC\_TX\_128\_TO\_255\_CNT\_x)

Register #:	Port0: 0456h	Size:	32 bits
	Port1: 0856h		
	Port2: 0C56h		

This register provides a counter of transmitted packets between the size of 128 to 255 bytes. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0		TX 128 to 255 Bytes Count of packets that have between 128 and 255 bytes.		00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 848 hours.		

10.7.2.35 Port x MAC Transmit 256 to 511 Byte Count Register (MAC\_TX\_256\_TO\_511\_CNT\_x)

Register #: Port0: 0457h Size: Port1: 0857h Port2: 0C57h

This register provides a counter of transmitted packets between the size of 256 to 511 bytes. The counter is cleared upon being read.

32 bits

Bits		Description	Туре	Default
31:0		to 511 Bytes of packets that have between 256 and 511 bytes.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 1581 hours.		

10.7.2.36 Port x MAC Transmit 512 to 1023 Byte Count Register (MAC\_TX\_512\_TO\_1023\_CNT\_x)

Register #:	Port0: 0458h	Size:	32 bits
	Port1: 0858h		
	Port2: 0C58h		

This register provides a counter of transmitted packets between the size of 512 to 1023 bytes. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	TX 512 to 1023 Bytes Count of packets that have between 512 and 1023 bytes.		RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 3047 hours.		

10.7.2.37 Port x MAC Transmit 1024 to Max Byte Count Register (MAC\_TX\_1024\_TO\_MAX\_CNT\_x)

Register #:	Port0: 0459h	Size:	32 bits
	Port1: 0859h		
	Port2: 0C59h		

This register provides a counter of transmitted packets between the size of 1024 to the maximum allowable number bytes. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	TX 1024 to Max Bytes Count of packets that have more than 1024 bytes.		RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 5979 hours.		

10.7.2.38 Port x MAC Transmit Undersize Count Register (MAC\_TX\_UNDSZE\_CNT\_x)

Register #:	Port0: 045Ah	Size:	32 bits
	Port1: 085Ah		
	Port2: 0C5Ah		

This register provides a counter of undersized packets transmitted by the port. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	TX Undersize Count of packets that have less than 64 bytes.		RC	00000000h
	Note:	This condition could occur when TX padding is disabled and a tag is removed.		
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 458 hours.		

### 10.7.2.39 Port x MAC Transmit Packet Length Count Register (MAC\_TX\_PKTLEN\_CNT\_x)

Register #: Port0: 045Ch Size: 32 bits Port1: 085Ch Port2: 0C5Ch

This register provides a counter of total bytes transmitted. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0		s total bytes transmitted (does not include bytes from collisions, but lude bytes from Pause packets).	RC	00000000h
	Note:	<b>,</b> , , , , , , , , , , , , , , , , , ,		

10.7.2.40 Port x MAC Transmit Broadcast Count Register (MAC\_TX\_BRDCST\_CNT\_x)

Register #:	Port0: 045Dh	Size:	32 bits
	Port1: 085Dh		
	Port2: 0C5Dh		

This register provides a counter of transmitted broadcast packets. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	0 <b>TX Broadcast</b> Count of broadcast packets transmitted.		RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.2.41 Port x MAC Transmit Multicast Count Register (MAC\_TX\_MULCST\_CNT\_x)

Register #:	Port0: 045Eh	Size:	32 bits
•	Port1: 085Eh		
	Port2: 0C5Eh		

This register provides a counter of transmitted multicast packets. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	TX Mul Count c	ticast of multicast packets transmitted including MAC Control Pause frames.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.2.42 Port x MAC Transmit Late Collision Count Register (MAC\_TX\_LATECOL\_CNT\_x)

Register #:	Port0: 045Fh	Size:	32 bits
	Port1: 085Fh		
	Port2: 0C5Fh		

This register provides a counter of transmitted packets which experienced a late collision. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	<b>TX Late Collision</b> Count of transmitted packets that experienced a late collision. This counter is incremented only in half-duplex operation.		RC	00000000h
		unter will stop at its maximum value of FFFF_FFFFh. m rollover time at 100 Mbps is approximately 481 hours.		

10.7.2.43 Port x MAC Transmit Excessive Collision Count Register (MAC\_TX\_EXCCOL\_CNT\_x)

Register #:	Port0: 0460h	Size:	32 bits
	Port1: 0860h		
	Port2: 0C60h		

This register provides a counter of transmitted packets which experienced 16 collisions. The counter is cleared upon being read.

Bits		Description	Туре	Default
31:0	<b>TX Excessive Collision</b> Count of transmitted packets that experienced 16 collisions. This counter is incremented only in half-duplex operation.		RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 1466 hours.		

10.7.2.44 Port x MAC Transmit Single Collision Count Register (MAC\_TX\_SNGLECOL\_CNT\_x)

Register #: Port0: 0461h Size: 32 bits Port1: 0861h Port2: 0C61h

This register provides a counter of transmitted packets which experienced exactly 1 collision. The counter is cleared upon being read.

Bits	Description	Туре	Default
31:0	<b>TX Single Collision</b> Count of transmitted packets that experienced exactly 1 collision. This counter is incremented only in half-duplex operation.	RC	00000000h
	<b>Note:</b> This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 573 hours.		

10.7.2.45 Port x MAC Transmit Multiple Collision Count Register (MAC\_TX\_MULTICOL\_CNT\_x)

Port0: 0462h

Port1: 0862h Port2: 0C62h

Register #:

32 bits

This register provides a counter of transmitted packets which experienced between 2 and 15 collisions. The counter is cleared upon being read.

Size:

Bits	Description	Туре	Default
31:0	<b>collision</b> mitted packets that experienced between 2 and 15 collisions. incremented only in half-duplex operation.	RC	00000000h
	counter will stop at its maximum value of FFFF_FFFh. num rollover time at 100 Mbps is approximately 664 hours.		

10.7.2.46 Port x MAC Transmit Total Collision Count Register (MAC\_TX\_TOTALCOL\_CNT\_x)

Register #: Port0: 0463h Port1: 0863h Port2: 0C63h Size: 32 bits

This register provides a counter of total collisions including late collisions. The counter is cleared upon being read.

Bits	Description	Туре	Default
31:0	<b>TX Total Collision</b> Total count of collisions including late collisions. This counter is incremented only in half-duplex operation.	RC	00000000h
	<b>Note:</b> This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 92 hours.		

### 10.7.2.47 Port x TX LPI Transitions Register (TX\_LPI\_TRANSITION\_x)

Register #:	Port0: 0464h	Size:	32 bits
	Port1: 0864h		
	Port2: 0C64h		

This register indicates the total number of times TX LPI request to the PHY changed from de-asserted to asserted.

Bits	Description	Туре	Default
31:0	<b>EEE TX LPI Transitions</b> Count of total number of times the TX LPI request to the PHY changed from de-asserted to asserted.	RO	00000000h
	The counter is reset if the Energy Efficient Ethernet (EEE_ENABLE) bit in the Port x MAC Transmit Configuration Register (MAC_TX_CFG_x) is low.		

Size:

### 10.7.2.48 Port x TX LPI Time Register (TX\_LPI\_TIME\_x)

Register #:	

32 bits

This register shows the total duration that TX LPI request to the PHY has been asserted.

Port0: 0465h

Port1: 0865h Port2: 0C65h

Bits	Description	Туре	Default
31:0	<b>EEE TX LPI Time</b> This field shows the total duration, in microseconds, that TX LPI request to the PHY has been asserted.	RO	00000000h
	The counter is reset if the Energy Efficient Ethernet (EEE_ENABLE) bit in the Port x MAC Transmit Configuration Register (MAC_TX_CFG_x) is low.		

10.7.2.49 Port x MAC Interrupt Mask Register (MAC\_IMR\_x)

Register #: Port0: 0480h Size: 32 bits Port1: 0880h Port2: 0C80h

This register contains the Port x interrupt mask. Port x related interrupts in the Port x MAC Interrupt Pending Register (MAC\_IPR\_x) may be masked via this register. An interrupt is masked by setting the corresponding bit of this register. Clearing a bit will unmask the interrupt. Refer to Section 8.0, "System Interrupts," on page 88 for more information.

**Note:** There are no possible Port x interrupt conditions available. This register exists for future use and should be configured as indicated for future compatibility.

Bits	Bits Description		Default
31:8	RESERVED	RO	-
7:0	RESERVED		11h
	<b>Note:</b> These bits must be written as 11h.		

10.7.2.50 Port x MAC Interrupt Pending Register (MAC\_IPR\_x)

Register #:	Port0: 0481h	Size:	32 bits
	Port1: 0881h		
	Port2: 0C81h		

This read-only register contains the pending Port x interrupts. A set bit indicates an interrupt has been triggered. All interrupts in this register may be masked via the Port x MAC Interrupt Pending Register (MAC\_IPR\_x) register. Refer to Section 8.0, "System Interrupts," on page 88 for more information.

**Note:** There are no possible Port x interrupt conditions available. This register exists for future use.

Bits	Description	Туре	Default
31:0	RESERVED	RO	-

### 10.7.3 SWITCH ENGINE CSRS

This section details the Switch Engine related CSRs. These registers allow configuration and monitoring of the various Switch Engine components including the ALR, VLAN, Port VID and DIFFSERV tables. A list of the general switch CSRs and their corresponding register numbers is included in Table 10-9.

10.7.3.1 Switch Engine ALR Command Register (SWE\_ALR\_CMD)

Register #: 1800h Size: 32 bits

This register is used to manually read and write for MAC addresses from/into the ALR table. Setting any bit in this register will set the Operation Pending bit in the Switch Engine ALR Command Status Register (SWE\_ALR\_CMD\_STS) and perform the specified command. Only one bit should be set at a time.

For a read accesses (Get commands), the Operation Pending bit indicates when the command is finished. The Switch Engine ALR Read Data 0 Register (SWE\_ALR\_RD\_DAT\_0) and the Switch Engine ALR Read Data 1 Register (SWE\_ALR\_RD\_DAT\_1) can then be read.

For write accesses (Make command), the Switch Engine ALR Write Data 0 Register (SWE\_ALR\_WR\_DAT\_0) and the Switch Engine ALR Write Data 1 Register (SWE\_ALR\_WR\_DAT\_1) should first be written with the MAC address and data. The Operation Pending bit indicates when the command is finished.

Bits	Description	Туре	Default
31:3	RESERVED	RO	-
2	Make Entry         When set, the contents of SWE_ALR_WR_DAT_0 and SWE_ALR_WRDAT_1 are written into the ALR table. The ALR logic determines the location where the entry is written. This command can also be used to change or delete a previously written or automatically learned entry.         This bit self-clears once the operation is complete as indicated by a low in the Operation Pending bit in the Switch Engine ALR Command Status Register (SWE_ALR_CMD_STS).	R/W SC	Ob
	This bit has no affect when written low.		
1	<b>Get First Entry</b> When set, the ALR read pointer is reset to the beginning of the ALR table and the ALR table is searched for the first valid entry, which is loaded into the SWE_ALR_RD_DAT_0 and SWE_ALR_RD_DAT_1 registers. This bit self-clears once the operation is complete as indicated by a low in the Operation Pending bit in the Switch Engine ALR Command Status Register	R/W SC	Ob
	(SWE_ALR_CMD_STS).		
	This bit has no affect when written low.		
0	Get Next Entry When set, the next valid entry in the ALR MAC address table is loaded into the SWE_ALR_RD_DAT_0 and SWE_ALR_RD_DAT_1 registers.	R/W SC	Ob
	This bit self-clears once the operation is complete as indicated by a low in the Operation Pending bit in the Switch Engine ALR Command Status Register (SWE_ALR_CMD_STS).		
	This bit has no affect when written low.		

## 10.7.3.2 Switch Engine ALR Write Data 0 Register (SWE\_ALR\_WR\_DAT\_0)

Register #:1801hSize:32 bits

This register is used in conjunction with the Switch Engine ALR Write Data 1 Register (SWE\_ALR\_WR\_DAT\_1) and contains the first 32 bits of ALR data to be written.

Bits	Description	Туре	Default
31:0	<b>MAC Address</b> This field contains the first 32 bits of the ALR entry that will be written in the ALR table. These bits correspond to the first 32 bits of the MAC address. Bit 0 holds the LSB of the first byte (the multicast bit).	R/W	00000000h

## 10.7.3.3 Switch Engine ALR Write Data 1 Register (SWE\_ALR\_WR\_DAT\_1)

Register #:	1802h	Size:	32 bits
-------------	-------	-------	---------

This register is used in conjunction with the Switch Engine ALR Write Data 0 Register (SWE\_ALR\_WR\_DAT\_0) and contains the last 32 bits of ALR data to be written.

Bits	Description	Туре	Default
31:27	RESERVED	RO	-
26	Valid When set, this bit makes the entry valid. It can be cleared to invalidate a pre- vious entry that contained the specified MAC address.	R/W	0b
25	Age 1/Override This bit is used by the aging and forwarding processes.	R/W	0b
	If the Static bit of this register is cleared, this bit is the msb of the aging timer. Software should set this bit so that the entry will age in the normal amount of time.		
	If the Static bit is set, this bit is used as a port state override bit. When set, packets received with a destination address that matches the MAC address in the SWE_ALR_WR_DAT_1 and SWE_ALR_WR_DAT_0 registers will be forwarded regardless of the port state (except the Disabled state) of the ingress or egress port(s). This is typically used to allow the reception of BPDU packets in the non-forwarding state.		
24	Static When this bit is set, this entry will not be removed by the aging process and/ or be changed by the learning process. When this bit is cleared, this entry will be automatically removed after 5 to 10 minutes of inactivity. Inactivity is defined as no packets being received with a source address that matches this MAC address.	R/W	Ob
	Note: This bit is normally set by software when adding manual entries.		
23	Age 0/Filter This bit is used by the aging and forwarding processes.	R/W	0b
	If the Static bit of this register is cleared, this bit is the lsb of the aging timer. Software should set this bit so that the entry will age in the normal amount of time.		
	If the Static bit is set, this bit is used to filter packets. When set, packets with a destination address that matches this MAC address will be filtered.		
22	<b>Priority Enable</b> When set, this bit enables usage of the Priority field for this MAC address entry. When clear, the Priority field is not used.	R/W	0b
21:19	<b>Priority</b> These bits specify the priority that is used for packets with a destination address that matches this MAC address. This priority is only used if both the Priority Enable bit of this register and the DA Highest Priority bit of the Switch Engine Global Ingress Configuration Register (SWE_GLOBAL_IN- GRSS_CFG) are set.	R/W	000b

Bits		Description	Туре	Default
18:16		te the port(s) associated with this MAC address. When bit ingle port is selected. When bit 18 is set, multiple ports are	R/W	000b
	VALUE	ASSOCIATED PORT(S)		
	000	Port 0		
	001	Port 1		
	010	Port 2		
	011	RESERVED		
	100	Port 0 and Port 1		
	101	Port 0 and Port 2		
	110	Port 1 and Port 2		
	111	Port 0, Port 1 and Port 2		
15:0	These field contains the ALR table. They holds the msb of the	ins the last 16 bits of the ALR entry that will be written into ey correspond to the last 16 bits of the MAC address. Bit 15 the last byte (the last bit on the wire). The first 32 bits of the located in the Switch Engine ALR Write Data 0 Register DAT_0).	R/W	0000h

## 10.7.3.4 Switch Engine ALR Read Data 0 Register (SWE\_ALR\_RD\_DAT\_0)

	Register #:	1805h	Size:	32 bits
--	-------------	-------	-------	---------

This register is used in conjunction with the Switch Engine ALR Read Data 1 Register (SWE\_ALR\_RD\_DAT\_1) to read the ALR table. It contains the first 32 bits of the ALR entry and is loaded via the Get First Entry or Get Next Entry commands in the Switch Engine ALR Command Register (SWE\_ALR\_CMD). This register is only valid when either of the Valid or End of Table bits in the Switch Engine ALR Read Data 1 Register (SWE\_ALR\_RD\_DAT\_1) are set.

Bits	Description	Туре	Default
31:0	<b>MAC Address</b> This field contains the first 32 bits of the ALR entry. These bits correspond to the first 32 bits of the MAC address. Bit 0 holds the LSB of the first byte (the multicast bit).	RO	00000000h

## 10.7.3.5 Switch Engine ALR Read Data 1 Register (SWE\_ALR\_RD\_DAT\_1)

Register #: 1806h Size: 32 bits

This register is used in conjunction with the Switch Engine ALR Read Data 0 Register (SWE\_ALR\_RD\_DAT\_0) to read the ALR table. It contains the last 32 bits of the ALR entry and is loaded via the Get First Entry or Get Next Entry commands in the Switch Engine ALR Command Register (SWE\_ALR\_CMD). This register is only valid when either of the Valid or End of Table bits are set.

Bits	Description	Туре	Default
31:28	RESERVED	RO	-
27	<ul> <li>End of Table</li> <li>This bit indicates that the end of the ALR table has been reached and further</li> <li>Get Next Entry commands are not required.</li> <li>Note: The Valid bit may or may not be set when the end of the table is</li> </ul>	RO	Ob
	reached.		
26	Valid This bit clears when the Get First Entry or Get Next Entry bits of the Switch Engine ALR Command Register (SWE_ALR_CMD) are written. This bit sets when a valid entry is found in the ALR table. This bit stays cleared if the top of the ALR table is reached without finding an entry.	RO	Ob
25	Age 1/Override This bit is used by the aging and forwarding processes.	RO	0b
	If the Static bit of this register is cleared, this bit is the msb of the aging timer. Software should set this bit so that the entry will age in the normal amount of time.		
	If the Static bit is set, this bit is used as a port state override bit. When set, packets received with a destination address that matches the MAC address in the SWE_ALR_WR_DAT_1 and SWE_ALR_WR_DAT_0 registers will be forwarded regardless of the port state (except the Disabled state) of the ingress or egress port(s). This is typically used to allow the reception of BPDU packets in the non-forwarding state.		
24	<b>Static</b> Indicates that this entry will not be removed by the aging process. When this bit is cleared, this entry will be automatically removed after 5 to 10 minutes of inactivity. Inactivity is defined as no packets being received with a source address that matches this MAC address.	RO	Ob
23	Age 0/Filter This bit is used by the aging and forwarding processes.	RO	0b
	If the Static bit of this register is cleared, this bit is the lsb of the aging timer. Software should set this bit so that the entry will age in the normal amount of time.		
	If the Static bit is set, this bit is used to filter packets. When set, packets with a destination address that matches this MAC address will be filtered.		
22	<b>Priority Enable</b> Indicates whether or not the usage of the Priority field is enabled for this MAC address entry.	RO	Ob

Bits		Description	Туре	Default
21:19	address that m Priority Enable	cify the priority that is used for packets with a destination atches this MAC address. This priority is only used if both the bit of this register and the DA Highest Priority bit in the Switch Ingress Configuration Register (SWE_GLOBAL_IN- re set.	RO	000b
18:16		cate the port(s) associated with this MAC address. When bit single port is selected. When bit 18 is set, multiple ports are	RO	000b
	VALUE	ASSOCIATED PORT(S)		
	000	Port 0		
	001	Port 1		
	010	Port 2		
	011	RESERVED		
	100	Port 0 and Port 1		
	101	Port 0 and Port 2		
	110	Port 1 and Port 2		
	111	Port 0, Port 1 and Port 2		
15:0	last 16 bits of th bit on the wire).	tains the last 16 bits of the ALR entry. They correspond to the e MAC address. Bit 15 holds the MSB of the last byte (the last The first 32 bits of the MAC address are located in the Switch ead Data 0 Register (SWE_ALR_RD_DAT_0).	RO	0000h

## 10.7.3.6 Switch Engine ALR Command Status Register (SWE\_ALR\_CMD\_STS)

Register #:1808hSize:32 bits

This register indicates the current ALR command status.

Bits	Description	Туре	Default
31:2	RESERVED	RO	-
1	<b>ALR Init Done</b> When set, indicates that the ALR table has finished being initialized by the reset process. The initialization is performed upon any reset that resets the Switch Fabric. The initialization takes approximately 20 $\mu$ s. During this time, any received packet will be dropped. Software should monitor this bit before writing any of the ALR tables or registers.	RO SS	Note 19
0	<b>Operation Pending</b> When set, indicates that the ALR command is taking place. This bit self- clears once the ALR command has finished.	RO SC	Ob

**Note 19:** The default value of this bit is 0 immediately following any Switch Fabric reset and then self-sets to 1 once the ALR table is initialized.

## 10.7.3.7 Switch Engine ALR Configuration Register (SWE\_ALR\_CFG)

Register #: 1809	Size:	32 bits
------------------	-------	---------

This register controls the ALR aging timer duration and the allowance of Broadcast entries.

Bits	Description	Туре	Default
31:28	RESERVED	RO	-
27:16	<b>Aging Time</b> This field sets the minimum time to age MAC Addresses from the ALR table. The time is specified in 1 second increments plus 1 second. A value of 0 is 1 second, a value of 1 is 2 seconds, etc. The maximum value of FFFh is approximately 69 minutes. The default sets a minimum time of 300 seconds.	R/W	129h
15:3	RESERVED	RO	-
2	Allow Broadcast Entries When set, this bit allows the use of the Broadcast MAC address in the ALR table.	R/W	0b
1	ALR Age Enable When set, this bit enables the aging process.	R/W	1b
0	ALR Age Test When set, this bit changes the aging timer from seconds to milliseconds.	R/W	0b

## 10.7.3.8 Switch Engine ALR Override Register (SWE\_ALR\_OVERRIDE)

Register #: 180Ah Size: 32 bits

This register controls the ALR destination override function.

Bits		Description	Туре	Default
31:11	RESERVED		RO	-
10:9	When the ALR	<b>Destination Port 2</b> Override Enable Port 2 bit is set, packets received on Port 2 port(s) specified by this field.	R/W	00b
	Value	Port(s)		
	00	Port 0		
	01	Port 1		
	10	RESERVED		
	11	RESERVED		
8	When set, the A received on po Destination Po Note: The A Priorit	<b>Enable Port 2</b> ALR Destination MAC Address lookup result for packets rt 2 are ignored and replaced with the value in ALR Override rt 2. ALR associated data Age 1/Override, Static, Age 0/Filter, ty Enable and Priority are still used. arding rules described in Section 10.3.2 are still followed.	R/W	Ob
7	RESERVED	•	RO	_
6:5	When the ALR	<b>Destination Port 1</b> Override Enable Port 1 bit is set, packets received on Port 1 port(s) specified by this field.	R/W	00b
	Value	Port(s)		
	00	Port 0		
	01	RESERVED		
	10	Port 2		
	11	RESERVED		
4	When set, the	<b>Enable Port 1</b> ALR Destination MAC Address lookup result for packets rt 1 are ignored and replaced with the value in ALR Override rt 1. ALR associated data Age 1/Override, Static, Age 0/Filter,	R/W	0b
	Priorit	ty Enable and Priority are still used. arding rules described in Section 10.3.2 are still followed.		

Bits		Description	Туре	Default
2:1	ALR Override Destination Port 0 When the ALR Override Enable Port 0 bit is set, packets received on Port 0 are sent to the port(s) specified by this field.			00b
	Valu	e Port(s)		
	00	RESERVED		
	01	Port 1		
	10	Port 2		
	11	RESERVED		
0	When se received	erride Enable Port 0 t, the ALR Destination MAC Address lookup result for packets on port 0 are ignored and replaced with the value in ALR Overric on Port 0.	R/W	Ob
	Note:	The ALR associated data Age 1/Override, Static, Age 0/Filter, Priority Enable and Priority are still used.		
	Note:	Forwarding rules described in Section 10.3.2 are still followed.		

### 10.7.3.9 Switch Engine VLAN Command Register (SWE\_VLAN\_CMD)

Register #: 180Bh Size: 32 bits

This register is used to read and write the VLAN or Port VID tables. A write to this address performs the specified access.

For a read access, the Operation Pending bit in the Switch Engine VLAN Command Status Register (SWE\_VLAN\_C-MD\_STS) indicates when the command is finished. The Switch Engine VLAN Read Data Register (SWE\_VLAN\_RD\_DATA) can then be read.

For a write access, the Switch Engine VLAN Write Data Register (SWE\_VLAN\_WR\_DATA) should be written first. The Operation Pending bit in the Switch Engine VLAN Command Status Register (SWE\_VLAN\_CMD\_STS) indicates when the command is finished.

Bits	Description	Туре	Default
31:6	RESERVED	RO	-
5	VLAN RnW This bit specifies a read(1) or a write(0) command.	R/W	0b
4	<b>PVIDnVLAN</b> When set, this bit selects the Port VID table. When cleared, this bit selects the VLAN table.	R/W	0b
3:0	VLAN/Port This field specifies the VLAN(0-15) or port(0-2) to be read or written. Note: Values outside of the valid range may cause unexpected results.	R/W	0h

## 10.7.3.10 Switch Engine VLAN Write Data Register (SWE\_VLAN\_WR\_DATA)

Register #: 180Ch Size: 32 bits

This register is used write the VLAN or Port VID tables.

Bits	Description	Туре	Default
31:18	RESERVED	RO	-

Bits			Description		Туре	Default
17:0	When the VLAN Con the defaul with a nor default pri other bits received v used whe used whe	port VID t mmand Re t VID for th h-broadcas iority for pa of this field without a V n the 802. n no other	nd Priority able is selected (PVIDnVLAN=1 of the Switc egister (SWE_VLAN_CMD)), bits 11:0 of this ne port, bits 14:12 specify the default priority at destination MAC address and bits 17:15 s ackets with a broadcast destination MAC add d are reserved. These bits are used when a LAN tag or with a NULL VLAN ID. The default 1Q VLAN Disable bit is set. The default prior priority choice is selected. By default, the V the priorities for all three ports is 0.	field specify for packets becify the dress. All packet is It VID is also ity is also	R/W	00 0000 0000 0000 0000b
			) and FFFh should not be used since they per the IEEE 802.3Q specification.	are special		
	Command as follows	VLAN tab	e is selected (PVIDnVLAN=0 of the Switch E (SWE_VLAN_CMD)), the bits form the VLA	N table entry		
	Bits 17	Member	Description	Default 0b		
		1 = Men entry are the broa 0 = Not this entry Member Register	<ul> <li>a the configuration of Port 2 for this VLAN entry.</li> <li>a member - Packets with a VID that matches this a allowed on ingress. The port is a member of dcast domain on egress.</li> <li>a Member - Packets with a VID that matches are filtered on ingress unless the Admit Non bit in the Switch Engine Admit Non Member (SWE_ADMT_N_MEMBER) is set for this port. is not a member of the broadcast domain on</li> </ul>			
	16	this entry transmitt port via	Port 2 is bit is set, packets with a VID that matches / will have their tag removed when re- ed on Port 2 when it is designated as a Hybrid the Buffer Manager Egress Port Type Register RSS_PORT_TYPE).	Ob		
	15	Member See des	<b>Port 1</b> cription for Member Port 2.	0b		
	14	Un-Tag See des	Port 1 cription for Un-Tag Port 2.	0b		
	13	Member See des	Port 0 cription for Member Port 2.	Ob		
	12	Un-Tag See des	Port 0 cription for Un-Tag Port 2.	Ob		
	11:0	<b>VID</b> These bi VLAN er	ts specify the VLAN ID associated with this try.	000h		
		To disab <b>Note:</b>	le a VLAN entry, a value of 0 should be used. A value of 0 is considered a NULL VLAN and should not normally be used other than to disable a VLAN entry.			
	11	Note:	A value of 3FFh is considered reserved by			

## 10.7.3.11 Switch Engine VLAN Read Data Register (SWE\_VLAN\_RD\_DATA)

Register #: 180Eh Size: 32 bits

This register is used to read the VLAN or Port VID tables.

Bits	Description	Туре	Default
31:18	RESERVED	RO	-

Bits			Description		Туре	Default
17:0	When the VLAN Cor the defaul with a non default pri other bits received v used when used when	port VID ta mmand Re t VID for th i-broadcas ority for pa of this field vithout a V n the 802.1 n no other	nd Priority able is selected (PVIDnVLAN=1 of the Switc egister (SWE_VLAN_CMD)), bits 11:0 of this ne port, bits 14:12 specify the default priority at destination MAC address and bits 17:15 s ackets with a broadcast destination MAC add d are reserved. These bits are used when a LAN tag or with a NULL VLAN ID. The default 1Q VLAN Disable bit is set. The default prior priority choice is selected. By default, the V the priorities for all three ports is 0.	field specify for packets pecify the dress. All packet is It VID is also rity is also	RO	00 0000 0000 0000 0000b
			) and FFFh should not be used since they per the IEEE 802.3Q specification.	are special		
	Command as follows	VLAN tabl	e is selected (PVIDnVLAN=0 of the Switch E (SWE_VLAN_CMD)), the bits form the VLA	N table entry		
	Bits		Description	Default		
	17	1 = Mem entry are the broad 0 = Not this entry Member Register	the configuration of Port 2 for this VLAN entry. <b>aber</b> - Packets with a VID that matches this allowed on ingress. The port is a member of dcast domain on egress. <b>a Member</b> - Packets with a VID that matches <i>y</i> are filtered on ingress unless the Admit Non bit in the Switch Engine Admit Non Member (SWE_ADMT_N_MEMBER) is set for this port. is not a member of the broadcast domain on	Ob		
	16	this entry transmitte port via t	Port 2 is bit is set, packets with a VID that matches / will have their tag removed when re- ed on Port 2 when it is designated as a Hybrid the Buffer Manager Egress Port Type Register RSS_PORT_TYPE).	Ob		
	15	Member See dese	Port 1 cription for Member Port 2.	Ob		
	14	Un-Tag I See dese	Port 1 cription for Un-Tag Port 2.	Ob		
	13	Member See dese	Port 0 cription for Member Port 2.	0b		
	12	Un-Tag See dese	Port 0 cription for Un-Tag Port 2.	Ob		
	11:0	VID These bi VLAN er	ts specify the VLAN ID associated with this try.	000h		
		To disabl <b>Note:</b>	le a VLAN entry, a value of 0 should be used. A value of 0 is considered a NULL VLAN and should not normally be used other than to disable a VLAN entry.			
	11	Note:	A value of 3FFh is considered reserved by			

### 10.7.3.12 Switch Engine VLAN Command Status Register (SWE\_VLAN\_CMD\_STS)

Register #:1810hSize:32 bits

This register indicates the current VLAN command status.

Bits	Description	Туре	Default
31:1	RESERVED	RO	-
0	<b>Operation Pending</b> When set, this bit indicates that the read or write command is taking place. This bit self-clears once the command has finished.	RO SC	0b

10.7.3.13 Switch Engine DIFFSERV Table Command Register (SWE\_DIFFSERV\_TBL\_CFG)

Register #: 1811h Size: 32 bits

This register is used to read and write the DIFFSERV table. A write to this address performs the specified access. This table is used to map the received IP ToS/CS to a priority.

For a read access, the Operation Pending bit in the Switch Engine DIFFSERV Table Command Status Register (SWE\_DIFFSERV\_TBL\_CMD\_STS) indicates when the command is finished. The Switch Engine DIFFSERV Table Read Data Register (SWE\_DIFFSERV\_TBL\_RD\_DATA) can then be read.

For a write access, the Switch Engine DIFFSERV Table Write Data Register (SWE\_DIFFSERV\_TBL\_WR\_DATA) should be written first. The Operation Pending bit in the Switch Engine DIFFSERV Table Command Status Register (SWE\_DIFFSERV\_TBL\_CMD\_STS) indicates when the command is finished.

Bits	Description	Туре	Default
31:8	RESERVED	RO	-
7	<b>DIFFSERV Table RnW</b> This bit specifies a read(1) or a write(0) command.	R/W	0b
6	RESERVED	RO	-
5:0	<b>DIFFSERV Table Index</b> This field specifies the ToS/CS entry that is accessed.	R/W	000000b

### 10.7.3.14 Switch Engine DIFFSERV Table Write Data Register (SWE\_DIFFSERV\_TBL\_WR\_DATA)

Register #: 1812h Size: 32 bits

This register is used to write the DIFFSERV table. The DIFFSERV table is not initialized upon reset on power-up. If DIFFSERV is enabled, the full table should be initialized by the host.

Bits	Description	Туре	Default
31:3	RESERVED	RO	-
2:0	<b>DIFFSERV Priority</b> These bits specify the assigned receive priority for IP packets with a ToS/CS field that matches this index.	R/W	000b

10.7.3.15 Switch Engine DIFFSERV Table Read Data Register (SWE\_DIFFSERV\_TBL\_RD\_DATA)

Register #: 1813h Size: 32 bits

This register is used to read the DIFFSERV table.

Bits	Description	Туре	Default
31:3	RESERVED	RO	-
2:0	<b>DIFFSERV Priority</b> These bits specify the assigned receive priority for IP packets with a ToS/CS field that matches this index.	RO	000b

## 10.7.3.16 Switch Engine DIFFSERV Table Command Status Register (SWE\_DIFFSERV\_TBL\_CMD\_STS)

Register #: 1814h Size: 32 bits

This register indicates the current DIFFSERV command status.

Bits	Description	Туре	Default
31:1	RESERVED	RO	-
0	<b>Operation Pending</b> When set, this bit indicates that the read or write command is taking place. This bit self-clears once the command has finished.	RO SC	Ob

## 10.7.3.17 Switch Engine Global Ingress Configuration Register (SWE\_GLOBAL\_INGRSS\_CFG)

Register #: 1840h Size: 32 bits

This register is used to configure the global ingress rules.

Bits	Description	Туре	Default
31:18	RESERVED	RO	-
17	<b>Enable Other MLD Next Headers</b> When set, Next Header values of 43, 44, 50, 51 and 60 are also used when monitoring MLD packets.	R/W	Ob
16	<b>Enable Any MLD Hop-by-Hop Next Header</b> When set, the Next Header value in the IPv6 Hop-by-Hop Options header is ignore when monitoring MLD packets.	R/W	Ob
15	<b>802.1Q VLAN Disable</b> When set, the VID from the VLAN tag is ignored and the per port default VID (PVID) is used for purposes of VLAN rules. This does not affect the packet tag on egress.	R/W	Ob
14	<b>Use Tag</b> When set, the priority from the VLAN tag is enabled as a transmit priority queue choice.	R/W	Ob
13	Allow Monitor Echo When set, monitoring packets are allowed to be echoed back to the source port. When cleared, monitoring packets, like other packets, are never sent back to the source port.	R/W	Ob
	This bit is useful when the monitor port wishes to receive its own MLD/IGMP packets.		
12:10	<b>MLD/IGMP Monitor Port</b> This field is the port bit map where IPv6 MLD packets and IPv4 IGMP packets are sent.	R/W	Ob
9	Use IP When set, the IPv4 TOS or IPv6 SC field is enabled as a transmit priority queue choice.	R/W	Ob
8	<b>Enable MLD Monitoring</b> When set, IPv6 Multicast Listening Discovery packets are monitored and sent to the MLD/IGMP monitoring port.	R/W	Ob
7	<b>Enable IGMP Monitoring</b> When set, IPv4 IGMP packets are monitored and sent to the MLD/IGMP monitor port.	R/W	Ob
6	<b>SWE Counter Test</b> When this bit is set the Switch Engine counters that normally clear to 0 when read will be set to 7FFF_FFCh when read.	R/W	Ob
5	<b>DA Highest Priority</b> When this bit is set and the priority enable bit in the ALR table for the destina- tion MAC address is set, the transmit priority queue that is selected is taken from the ALR Priority bits (see the Switch Engine ALR Read Data 1 Register (SWE_ALR_RD_DAT_1)).	R/W	Ob

Bits	Description	Туре	Default
4	<b>Filter Multicast</b> When this bit is set, packets with a multicast destination address are filtered if the address is not found in the ALR table. Broadcasts are not included in this filter.	R/W	0b
3	<b>Drop Unknown</b> When this bit is set, packets with a unicast destination address are filtered if the address is not found in the ALR table.	R/W	0b
2	<b>Use Precedence</b> When the priority is taken from an IPV4 packet (enabled via the Use IP bit), this bit selects between precedence bits in the TOS octet or the DIFFSERV table.	R/W	1b
	When set, IPv4 packets will use the precedence bits in the TOS octet to select the transmit priority queue. When cleared, IPv4 packets will use the DIFFSERV table to select the transmit priority queue.		
1	VL Higher Priority When this bit is set and VLAN priority is enabled (via the Use Tag bit), the pri- ority from the VLAN tag has higher priority than the IP TOS/SC field.	R/W	1b
0	VLAN Enable When set, VLAN ingress rules are enabled.	R/W	0b

## 10.7.3.18 Switch Engine Port Ingress Configuration Register (SWE\_PORT\_INGRSS\_CFG)

Register #: 1841h Size: 32 bits

This register is used to configure the per port ingress rules.

Bits	Description	Туре	Default
31:6	RESERVED	RO	-
5:3	Enable Learning on Ingress When set, source addresses are learned when a packet is received on the corresponding port and the corresponding Port State in the Switch Engine Port State Register (SWE_PORT_STATE) is set to forwarding or learning. There is one enable bit per ingress port. Bits 5,4,3 correspond to switch ports 2,1,0 respectively.	R/W	111b
2:0	<ul> <li>Enable Membership Checking When set, VLAN membership is checked when a packet is received on the corresponding port.</li> <li>The packet will be filtered if the ingress port is not a member of the VLAN (unless the Admit Non Member bit is set for the port in the Switch Engine Admit Non Member Register (SWE_ADMT_N_MEMBER)).</li> <li>For destination addresses that are found in the ALR table, the packet will be filtered if the egress port is not a member of the VLAN (for destination addresses that are not found in the ALR table only the ingress port is checked for membership).</li> <li>The VLAN Enable bit in the Switch Engine Global Ingress Configuration Register (SWE_GLOBAL_INGRSS_CFG) needs to be set for these bits to have an affect.</li> </ul>	R/W	000b
	There is one enable bit per ingress port. Bits 2,1,0 correspond to switch ports 2,1,0 respectively.		

## 10.7.3.19 Switch Engine Admit Only VLAN Register (SWE\_ADMT\_ONLY\_VLAN)

Register #: 1842h Size: 32 bits

This register is used to configure the per port ingress rule for allowing only VLAN tagged packets.

Bits	Description	Туре	Default
31:3	RESERVED	RO	-
2:0	Admit Only VLAN When set, untagged and priority tagged packets are filtered. The VLAN Enable bit in the Switch Engine Global Ingress Configuration Reg- ister (SWE GLOBAL INGRSS CFG) needs to be set for these bits to have	R/W	000b
	an affect. There is one enable bit per ingress port. Bits 2,1,0 correspond to switch ports 2,1,0 respectively.		

## 10.7.3.20 Switch Engine Port State Register (SWE\_PORT\_STATE)

Register #: 1843h Size: 32 bits

This register is used to configure the per port spanning tree state.

Bits	Description	Туре	Default
31:6	RESERVED	RO	-
5:4	Port State Port 2 These bits specify the spanning tree port states for Port 2. 00 = Forwarding 01 = Listening/Blocking 10 = Learning 11 = Disabled	R/W	00b
3:2	Port State Port 1 These bits specify the spanning tree port states for Port 1. 00 = Forwarding 01 = Listening/Blocking 10 = Learning 11 = Disabled	R/W	00b
1:0	Port State Port 0 These bits specify the spanning tree port states for Port 0. 00 = Forwarding 01 = Listening/Blocking 10 = Learning 11 = Disabled	R/W	00b

## 10.7.3.21 Switch Engine Priority to Queue Register (SWE\_PRI\_TO\_QUE)

Register #: 1845h Size: 32 bits

This register specifies the Traffic Class table that maps the packet priority into the egress queues.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:14	<b>Priority 7 traffic Class</b> These bits specify the egress queue that is used for packets with a priority of 7.	R/W	11b
13:12	<b>Priority 6 traffic Class</b> These bits specify the egress queue that is used for packets with a priority of 6.	R/W	11b
11:10	<b>Priority 5 traffic Class</b> These bits specify the egress queue that is used for packets with a priority of 5.	R/W	10b
9:8	<b>Priority 4 traffic Class</b> These bits specify the egress queue that is used for packets with a priority of 4.	R/W	10b
7:6	<b>Priority 3 traffic Class</b> These bits specify the egress queue that is used for packets with a priority of 3.	R/W	01b
5:4	<b>Priority 2 traffic Class</b> These bits specify the egress queue that is used for packets with a priority of 2.	R/W	00b
3:2	<b>Priority 1 traffic Class</b> These bits specify the egress queue that is used for packets with a priority of 1.	R/W	00b
1:0	<b>Priority 0 traffic Class</b> These bits specify the egress queue that is used for packets with a priority of 0.	R/W	01b

## 10.7.3.22 Switch Engine Port Mirroring Register (SWE\_PORT\_MIRROR)

Register #: 1846h Size: 32 bits

This register is used to configure port mirroring.

Bits	Description	Туре	Default
31:9	RESERVED	RO	-
8	<b>Enable RX Mirroring Filtered</b> When set, packets that would normally have been filtered are included in the receive mirroring function and are sent only to the sniffer port. When cleared, filtered packets are not mirrored.	R/W	Ob
	<b>Note:</b> The Ingress Filtered Count Registers will still count these packets as filtered and the Switch Engine Interrupt Pending Register (SWE_IPR) will still register a drop interrupt.		
7:5	<b>Sniffer Port</b> These bits specify the sniffer port that transmits packets that are monitored. Bits 7,6,5 correspond to switch ports 2,1,0 respectively.	R/W	00b
	Note: Only one port should be set as the sniffer.		
4:2	<b>Mirrored Port</b> These bits specify if a port is to be mirrored. Bits 4,3,2 correspond to switch ports 2,1,0 respectively.	R/W	00b
	<b>Note:</b> Multiple ports can be set as mirrored.		
1	<b>Enable RX Mirroring</b> This bit enables packets received on the mirrored ports to be also sent to the sniffer port.	R/W	0b
0	<b>Enable TX Mirroring</b> This bit enables packets transmitted on the mirrored ports to be also sent to the sniffer port.	R/W	0b

## 10.7.3.23 Switch Engine Ingress Port Type Register (SWE\_INGRSS\_PORT\_TYP)

Register #:1847hSize:32 bits

This register is used to enable the special tagging mode used to determine the destination port based on the VLAN tag contents.

Bits	Description	Туре	Default
31:6	RESERVED	RO	-
5:4	<b>Ingress Port Type Port 2</b> A setting of 11b enables the usage of the VLAN tag to specify the packet des- tination. All other values disable this feature.	R/W	00b
3:2	<b>Ingress Port Type Port 1</b> A setting of 11b enables the usage of the VLAN tag to specify the packet des- tination. All other values disable this feature.	R/W	00b
1:0	<b>Ingress Port Type Port 0</b> A setting of 11b enables the usage of the VLAN tag to specify the packet des- tination. All other values disable this feature.	R/W	00b

10.7.3.24 Switch Engine Broadcast Throttling Register (SWE\_BCST\_THROT)

Register #: 1848h Size: 32 bits

This register configures the broadcast input rate throttling.

Bits	Description	Туре	Default
31:27	RESERVED	RO	-
26	Broadcast Throttle Enable Port 2 This bit enables broadcast input rate throttling on Port 2.	R/W	0b
25:18	<b>Broadcast Throttle Level Port 2</b> These bits specify the number of bytes x 64 allowed to be received per every 1.72mS interval.	R/W	00000010b
17	Broadcast Throttle Enable Port 1 This bit enables broadcast input rate throttling on Port 1.	R/W	0b
16:9	<b>Broadcast Throttle Level Port 1</b> These bits specify the number of bytes x 64 allowed to be received per every 1.72 ms interval.	R/W	00000010b
8	Broadcast Throttle Enable Port 0 This bit enables broadcast input rate throttling on Port 0.	R/W	0b
7:0	<b>Broadcast Throttle Level Port 0</b> These bits specify the number of bytes x 64 allowed to be received per every 1.72 ms interval.	R/W	00000010b

### 10.7.3.25 Switch Engine Admit Non Member Register (SWE\_ADMT\_N\_MEMBER)

Register #: 1849h	Size:	32 bits
-------------------	-------	---------

This register is used to allow access to a VLAN even if the ingress port is not a member.

Bits	Description	Туре	Default
31:3	RESERVED	RO	-
2:0	Admit Non Member When set, a received packet is accepted even if the ingress port is not a member of the destination VLAN. The VLAN still must be active in the switch. There is one bit per ingress port. Bits 2,1,0 correspond to switch ports 2,1,0 respectively.	R/W	000Ь

10.7.3.26 Switch Engine Ingress Rate Configuration Register (SWE\_INGRSS\_RATE\_CFG)

Register #: 184Ah Size: 32 bits

This register, along with the settings accessible via the Switch Engine Ingress Rate Command Register (SWE\_IN-GRSS\_RATE\_CMD), is used to configure the ingress rate metering/coloring.

Bits	Description	Туре	Default
31:3	RESERVED	RO	-
2:1	Rate Mode         These bits configure the rate metering/coloring mode.         00 = Source Port & Priority         01 = Source Port Only         10 = Priority Only         11 = RESERVED	R/W	00b
0	Ingress Rate Enable When set, ingress rates are metered and packets are colored and dropped if necessary.	R/W	Ob

10.7.3.27 Switch Engine Ingress Rate Command Register (SWE\_INGRSS\_RATE\_CMD)

Register #: 184Bh Size: 32 bits

This register is used to indirectly read and write the ingress rate metering/color table registers. A write to this address performs the specified access.

For a read access, the Operation Pending bit in the Switch Engine Ingress Rate Command Status Register (SWE\_IN-GRSS\_RATE\_CMD\_STS) indicates when the command is finished. The Switch Engine Ingress Rate Read Data Register (SWE\_INGRSS\_RATE\_RD\_DATA) can then be read.

For a write access, the Switch Engine Ingress Rate Write Data Register (SWE\_INGRSS\_RATE\_WR\_DATA) should be written first. The Operation Pending bit in the Switch Engine Ingress Rate Command Status Register (SWE\_IN-GRSS\_RATE\_CMD\_STS) indicates when the command is finished.

For details on 16-bit wide Ingress Rate Table registers indirectly accessible by this register, see INGRESS RATE TABLE REGISTERS below.

Bits	Description	Туре	Default
31:8	RESERVED	RO	-
7	Ingress Rate RnW These bits specify a read(1) or write(0) command.	R/W	Ob
6:5	Type These bits select between the ingress rate metering/color table registers as follows: 00 = RESERVED	R/W	00b
	00 = RESERVED 01 = Committed Information Rate Registers (uses CIS Address field) 10 = Committed Burst Register 11 = Excess Burst Register		
4:0	<b>CIR Address</b> These bits select one of the 24 Committed Information Rate registers. When Rate Mode is set to Source Port & Priority in the Switch Engine Ingress	R/W	00000b
	Rate Configuration Register (SWE_INGRSS_RATE_CFG), the first set of 8 registers (CIR addresses 0-7) are for to Port 0, the second set of 8 registers (CIR addresses 8-15) are for Port 1 and the third set of registers (CIR addresses 16-23) are for Port 2. Priority 0 is the lower register of each set (e.g., 0, 8 and 16).		
	When Rate Mode is set to Source Port Only, the first register (CIR address 0) is for Port 0, the second register (CIR address 1) is for Port 1 and the third register (CIR address 2) is for Port 2.		
	When Rate Mode is set to Priority Only, the first register (CIR address 0) is for priority 0, the second register (CIR address 1) is for priority 1 and so forth up to priority 23.		
	<b>Note:</b> Values outside of the valid range may cause unexpected results.		

#### **INGRESS RATE TABLE REGISTERS**

The ingress rate metering/color table consists of 24 Committed Information Rate (CIR) registers (one per port/priority), a Committed Burst Size register and an Excess Burst Size register. All metering/color table registers are 16-bits in size and are accessed indirectly via the Switch Engine Ingress Rate Command Register (SWE\_INGRSS\_RATE\_CMD). Descriptions of these registers are detailed in Table 10-10 below.

## TABLE 10-10: METERING/COLOR TABLE REGISTER DESCRIPTIONS

	Description	Туре	Default
This reg	<b>Excess Burst Size</b> This register specifies the maximum excess burst size in bytes. Bursts larger than this value that exceed the excess data rate are dropped.		0600h
Note:	Either this value or the Committed Burst Size should be set larger than or equal to the largest possible packet expected.		
Note:	All of the Excess Burst token buckets are initialized to this default value. If a lower value is programmed into this register, the token buckets will need to be normally depleted below this value before this value has any affect on limiting the token bucket maximum values.		
This reg	gister is 16-bits wide.		
This reg	<b>Committed Burst Size</b> This register specifies the maximum committed burst size in bytes. Bursts larger than this value that exceed the committed data rate are subjected to random drop- ping.		0600h
Note:	Either this value or the Excess Burst Size should be set larger than or equal to the largest possible packet expected.		
Note:	All of the Committed Burst token buckets are initialized to this default value. If a lower value is programmed into this register, the token buckets will need to be normally depleted below this value before this value has any affect on limiting the token bucket maximum values.		
This reg	gister is 16-bits wide.		
These r	<b>Committed Information Rate (CIR)</b> These registers specify the committed data rate for the port/priority pair. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.		0014h
There a	re 24 of these registers each 16-bits wide.		

### 10.7.3.28 Switch Engine Ingress Rate Command Status Register (SWE\_INGRSS\_RATE\_CMD\_STS)

Register #: 184Ch Size: 32 bits

This register indicates the current ingress rate command status.

Bits	Description	Туре	Default
31:1	RESERVED	RO	-
0	<b>Operation Pending</b> When set, indicates that the read or write command is taking place. This bit self-clears once the command has finished.	RO SC	Ob

10.7.3.29 Switch Engine Ingress Rate Write Data Register (SWE\_INGRSS\_RATE\_WR\_DATA)

Register #: 184Dh Size: 32 bits

This register is used to write the ingress rate table registers.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:0	Data This is the data to be written to the ingress rate table registers as specified in the Switch Engine Ingress Rate Command Register (SWE_IN- GRSS_RATE_CMD). Refer to INGRESS RATE TABLE REGISTERS on page 318 for details on these registers.	R/W	0000h

#### 10.7.3.30 Switch Engine Ingress Rate Read Data Register (SWE\_INGRSS\_RATE\_RD\_DATA)

Register #: 184Eh Size: 32 bits

This register is used to read the ingress rate table registers.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:0	<b>Data</b> This is the read data from the ingress rate table registers as specified in the Switch Engine Ingress Rate Command Register (SWE_IN- GRSS_RATE_CMD). Refer to INGRESS RATE TABLE REGISTERS on page 318 for details on these registers.	RO	0000h

10.7.3.31 Switch Engine Port 0 Ingress Filtered Count Register (SWE\_FILTERED\_CNT\_0)

Register #:	1850h	Size:	32 bits
-------------	-------	-------	---------

This register counts the number of packets filtered at ingress on Port 0. This count includes packets filtered due to broadcast throttling but does not include packets dropped due to ingress rate limiting (which are counted separately).

Bits		Description	Туре	Default
31:0		<b>Filtered</b> This field is a count of packets filtered at ingress and is cleared when read.		00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.3.32 Switch Engine Port 1 Ingress Filtered Count Register (SWE\_FILTERED\_CNT\_1)

Register #: 1851h Size: 32 bits

This register counts the number of packets filtered at ingress on Port 1. This count includes packets filtered due to broadcast throttling but does not include packets dropped due to ingress rate limiting (which are counted separately).

Bits		Description	Туре	Default
31:0	Filtered This fiel	l d is a count of packets filtered at ingress and is cleared when read.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.3.33 Switch Engine Port 2 Ingress Filtered Count Register (SWE\_FILTERED\_CNT\_2)

Register #: 1852h Size: 32 bits

This register counts the number of packets filtered at ingress on Port 2. This count includes packets filtered due to broadcast throttling but does not include packets dropped due to ingress rate limiting (which are counted separately).

Bits		Description	Туре	Default
31:0	<b>Filtered</b> This field is a count of packets filtered at ingress and is cleared when read.		RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

## 10.7.3.34 Switch Engine Port 0 Ingress VLAN Priority Regeneration Table Register (SWE\_INGRSS\_REGEN\_TBL\_0)

Register #: 1855h Size: 32 bits

This register provides the ability to map the received VLAN priority to a regenerated priority. The regenerated priority is used in determining the output priority queue. By default, the regenerated priority is identical to the received priority.

Bits	Description	Туре	Default
31:24	RESERVED	RO	-
23:21	<b>Regen7</b> These bits specify the regenerated priority for received priority 7.	R/W	111b
20:18	<b>Regen6</b> These bits specify the regenerated priority for received priority 6.	R/W	110b
17:15	<b>Regen5</b> These bits specify the regenerated priority for received priority 5.	R/W	101b
14:12	<b>Regen4</b> These bits specify the regenerated priority for received priority 4.	R/W	100b
11:9	<b>Regen3</b> These bits specify the regenerated priority for received priority 3.	R/W	011b
8:6	<b>Regen2</b> These bits specify the regenerated priority for received priority 2.	R/W	010b
5:3	<b>Regen1</b> These bits specify the regenerated priority for received priority 1.	R/W	001b
2:0	<b>Regen0</b> These bits specify the regenerated priority for received priority 0.	R/W	000b

## 10.7.3.35 Switch Engine Port 1 Ingress VLAN Priority Regeneration Table Register (SWE\_INGRSS\_REGEN\_TBL\_1)

Register #: 1856h Size: 32 bits

This register provides the ability to map the received VLAN priority to a regenerated priority. The regenerated priority is used in determining the output priority queue. By default, the regenerated priority is identical to the received priority.

Bits	Description	Туре	Default
31:24	RESERVED	RO	-
23:21	<b>Regen7</b> These bits specify the regenerated priority for received priority 7.	R/W	111b
20:18	<b>Regen6</b> These bits specify the regenerated priority for received priority 6.	R/W	110b
17:15	<b>Regen5</b> These bits specify the regenerated priority for received priority 5.	R/W	101b
14:12	<b>Regen4</b> These bits specify the regenerated priority for received priority 4.	R/W	100b
11:9	<b>Regen3</b> These bits specify the regenerated priority for received priority 3.	R/W	011b
8:6	<b>Regen2</b> These bits specify the regenerated priority for received priority 2.	R/W	010b
5:3	<b>Regen1</b> These bits specify the regenerated priority for received priority 1.	R/W	001b
2:0	<b>Regen0</b> These bits specify the regenerated priority for received priority 0.	R/W	000b

# 10.7.3.36 Switch Engine Port 2 Ingress VLAN Priority Regeneration Table Register (SWE\_INGRSS\_REGEN\_TBL\_2)

Register #: 1857h Size: 32 bits

This register provides the ability to map the received VLAN priority to a regenerated priority. The regenerated priority is used in determining the output priority queue. By default, the regenerated priority is identical to the received priority.

Bits	Description	Туре	Default
31:24	RESERVED	RO	-
23:21	<b>Regen7</b> These bits specify the regenerated priority for received priority 7.	R/W	111b
20:18	<b>Regen6</b> These bits specify the regenerated priority for received priority 6.	R/W	110b
17:15	<b>Regen5</b> These bits specify the regenerated priority for received priority 5.	R/W	101b
14:12	<b>Regen4</b> These bits specify the regenerated priority for received priority 4.	R/W	100b
11:9	<b>Regen3</b> These bits specify the regenerated priority for received priority 3.	R/W	011b
8:6	<b>Regen2</b> These bits specify the regenerated priority for received priority 2.	R/W	010b
5:3	<b>Regen1</b> These bits specify the regenerated priority for received priority 1.	R/W	001b
2:0	<b>Regen0</b> These bits specify the regenerated priority for received priority 0.	R/W	000b

10.7.3.37 Switch Engine Port 0 Learn Discard Count Register (SWE\_LRN\_DISCRD\_CNT\_0)

Register #: 1858h Size: 32 bits

This register counts the number of MAC addresses on Port 0 that were not learned or were overwritten by a different address due to address table space limitations.

Bits		Description	Туре	Default
31:0		<b>Discard</b> d is a count of MAC addresses not learned or overwritten and is when read.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.3.38 Switch Engine Port 1 Learn Discard Count Register (SWE\_LRN\_DISCRD\_CNT\_1)

Register #: 1859h	Size:	32 bits
-------------------	-------	---------

This register counts the number of MAC addresses on Port 1 that were not learned or were overwritten by a different address due to address table space limitations.

Bits	Description	Туре	Default
31:0	Learn Discard This field is a count of MAC addresses not learned or overwritten and is cleared when read.	RC	00000000h
	<b>Note:</b> This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.3.39 Switch Engine Port 2 Learn Discard Count Register (SWE\_LRN\_DISCRD\_CNT\_2)

Register #: 185Ah Size: 32 bits

This register counts the number of MAC addresses on Port 2 that were not learned or were overwritten by a different address due to address table space limitations.

Bits		Description	Туре	Default
31:0		<b>Discard</b> d is a count of MAC addresses not learned or overwritten and is when read.	RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.3.40 Switch Engine Interrupt Mask Register (SWE\_IMR)

Register #: 1880h Size: 32 bits

This register contains the Switch Engine interrupt mask, which masks the interrupts in the Switch Engine Interrupt Pending Register (SWE\_IPR). All Switch Engine interrupts are masked by setting the Interrupt Mask bit. Clearing this bit will unmask the interrupts. Refer to Section 8.0, "System Interrupts," on page 88 for more information.

Bits	Description	Туре	Default
31:1	RESERVED	RO	-
0	Interrupt Mask When set, this bit masks interrupts from the Switch Engine. The status bits in the Switch Engine Interrupt Pending Register (SWE_IPR) are not affected.	R/W	1b

### 10.7.3.41 Switch Engine Interrupt Pending Register (SWE\_IPR)

Register #:	1881h	Size:	32 bits

This register contains the Switch Engine interrupt status. The status is double buffered. All interrupts in this register may be masked via the Switch Engine Interrupt Mask Register (SWE\_IMR). Refer to Section 8.0, "System Interrupts," on page 88 for more information.

Bits		Description	Туре	Default
31:15	RESERVE	D	RO	-
14:11		on B Set B Valid bit is set, these bits indicate the reason a packet was or the table below:	RC	0000b
	Bit Values	Description		
	0000	Admit Only VLAN was set and the packet was untagged or priority tagged.		
	0001	The destination address was not in the ALR table (unknown or broadcast), Enable Membership Checking on ingress was set, Admit Non Member was cleared and the source port was not a member of the incoming VLAN.		
	0010	The destination address was found in the ALR table but the source port was not in the forwarding state.		
	0011	The destination address was found in the ALR table but the destination port was not in the forwarding state.		
	0100	The destination address was found in the ALR table but Enable Membership Checking on ingress was set and the destination port was not a member of the incoming VLAN.		
	0101	The destination address was found in the ALR table but the Enable Membership Checking on ingress was set, Admit Non Member was cleared and the source port was not a member of the incoming VLAN.		
	0110	Drop Unknown was set and the destination address was a unicast but not in the ALR table.		
	0111	Filter Multicast was set and the destination address was a multicast and not in the ALR table.		
	1000	The packet was a broadcast but exceeded the Broadcast Throttling limit.		
	1001	The destination address was not in the ALR table (unknown or broadcast) and the source port was not in the forwarding state.		
	1010	The destination address was found in the ALR table but the source and destination ports were the same.		
	1011	The destination address was found in the ALR table and the Filter bit was set for that address.		
	1100	RESERVED		
	1101	RESERVED		
	1110	A packet was received with a VLAN ID of FFFh.		
	1111	RESERVED		

Bits	Description	Туре	Default
10:9	<b>Source Port B</b> When the Set B Valid bit is set, these bits indicate the source port on which the packet was dropped.	RC	00b
	00 = Port 0 01 = Port 1 10 = Port 2 11 = RESERVED		
8	Set B Valid When set, bits 14:9 are valid.	RC	0b
7:4	<b>Drop Reason A</b> When the Set A Valid bit is set, these bits indicate the reason a packet was dropped. See the Drop Reason B description above for definitions of each value of this field.	RC	0000b
3:2	<b>Source port A</b> When the Set A Valid bit is set, these bits indicate the source port on which the packet was dropped.	RC	00b
	00 = Port 0 01 = Port 1 10 = Port 2 11 = RESERVED		
1	Set A Valid When set, bits 7:2 are valid.	RC	0b
0	Interrupt Pending When set, a packet dropped event(s) is indicated.	RC	0b

#### 10.7.4 BUFFER MANAGER CSRS

This section details the Buffer Manager (BM) registers. These registers allow configuration and monitoring of the switch buffer levels and usage. A list of the general switch CSRs and their corresponding register numbers is included in Table 10-9.

Size:

10.7.4.1 Buffer Manager Configuration Register (BM\_CFG)

Register #: 1C00h

32 bits

This register enables egress rate pacing and ingress rate discarding.

Bits	Description	Туре	Default
31:7	RESERVED	RO	-
6	<b>BM Counter Test</b> When this bit is set, Buffer Manager (BM) counters that normally clear to 0 when read, will be set to 7FFF_FFFC when read.	R/W	Ob
5	<b>Fixed Priority Queue Servicing</b> When set, output queues are serviced with a fixed priority ordering. When cleared, output queues are serviced with a weighted round robin ordering.	R/W	0b
4:2	<b>Egress Rate Enable</b> When set, egress rate pacing is enabled. Bits 4,3,2 correspond to switch ports 2,1,0 respectively.	R/W	Ob
1	<b>Drop on Yellow</b> When this bit is set, packets that exceed the Ingress Committed Burst Size (colored Yellow) are subjected to random discard.	R/W	0b
	<b>Note:</b> See Section 10.7.3.27, "Switch Engine Ingress Rate Command Register (SWE_INGRSS_RATE_CMD)," on page 317 for information on configuring the Ingress Committed Burst Size.		
0	<b>Drop on Red</b> When this bit is set, packets that exceed the Ingress Excess Burst Size (col- ored Red) are discarded.	R/W	Ob
	Note: See Section 10.7.3.27, "Switch Engine Ingress Rate Command Register (SWE_INGRSS_RATE_CMD)," on page 317 for information on configuring the Ingress Excess Burst Size.		

### 10.7.4.2 Buffer Manager Drop Level Register (BM\_DROP\_LVL)

Register #: 1C01h Size: 32 bits

This register configures the overall buffer usage limits.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:8	<b>Drop Level Low</b> These bits specify the buffer limit that can be used per ingress port during times when 2 or 3 ports are active.	R/W	49h
	Each buffer is 128 bytes.		
	Note: A port is "active" when 36 buffers are in use for that port.		
7:0	<b>Drop Level High</b> These bits specify the buffer limit that can be used per ingress port during times when 1 port is active.	R/W	64h
	Each buffer is 128 bytes.		
	Note: A port is "active" when 36 buffers are in use for that port.		

10.7.4.3 Buffer Manager Flow Control Pause Level Register (BM\_FC\_PAUSE\_LVL)

Register #: 1C02h Size: 32 bits

This register configures the buffer usage level when a Pause frame or backpressure is sent.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:8	<ul> <li>Pause Level Low These bits specify the buffer usage level during times when 2 or 3 ports are active. </li> <li>Each buffer is 128 bytes. Note: A port is "active" when 36 buffers are in use for that port.</li></ul>	R/W	21h
7:0	<ul> <li>Pause Level High These bits specify the buffer usage level during times when 1 port is active.</li> <li>Each buffer is 128 bytes.</li> <li>Note: A port is "active" when 36 buffers are in use for that port.</li> </ul>	R/W	3Ch

### 10.7.4.4 Buffer Manager Flow Control Resume Level Register (BM\_FC\_RESUME\_LVL)

Register #:	1C03h	Size:	32 bits
-------------	-------	-------	---------

This register configures the buffer usage level when a Pause frame with a pause value of 1 is sent.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:8	<b>Resume Level Low</b> These bits specify the buffer usage level during times when 2 or 3 ports are active.	R/W	03h
	Each buffer is 128 bytes.		
	Note: A port is "active" when 36 buffers are in use for that port.		
7:0	<b>Resume Level High</b> These bits specify the buffer usage level during times when 0 or 1 ports are active.	R/W	07h
	Each buffer is 128 bytes.		
	Note: A port is "active" when 36 buffers are in use for that port.		

10.7.4.5 Buffer Manager Broadcast Buffer Level Register (BM\_BCST\_LVL)

Register #:1C04hSize:32 bits

This register configures the buffer usage limits for broadcasts, multicasts and unknown unicasts.

Bits	Description	Туре	Default
31:8	RESERVED	RO	-
7:0	<b>Broadcast Drop Level</b> These bits specify the maximum number of buffers that can be used by broadcasts, multicasts and unknown unicasts. Each buffer is 128 bytes.	R/W	31h

### 10.7.4.6 Buffer Manager Port 0 Drop Count Register (BM\_DRP\_CNT\_SRC\_0)

Register #:	1C05h	Size:	32 bits
-------------	-------	-------	---------

This register counts the number of packets dropped by the Buffer Manager that were received on Port 0. This count includes packets dropped due to buffer space limits and ingress rate limit discarding (Red and random Yellow dropping).

Bits	Des	cription	Туре	Default
31:0	Dropped Count These bits count the number of drop cleared when read.	ped packets received on Port 0 and is	RC	00000000h
	•	maximum value of FFFF_FFFFh. 00 Mbps is approximately 481 hours.		

10.7.4.7 Buffer Manager Port 1 Drop Count Register (BM\_DRP\_CNT\_SRC\_1)

Register #:1C06hSize:32 bits

This register counts the number of packets dropped by the Buffer Manager that were received on Port 1. This count includes packets dropped due to buffer space limits and ingress rate limit discarding (Red and random Yellow dropping).

Bits		Description	Туре	Default
31:0	These b	<b>d Count</b> its count the number of dropped packets received on Port 1 and is when read.	RC	00000000h
	Note:	The counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

### 10.7.4.8 Buffer Manager Port 2 Drop Count Register (BM\_DRP\_CNT\_SRC\_2)

Register #: 1C07h Size: 32 bits

This register counts the number of packets dropped by the Buffer Manager that were received on Port 2. This count includes packets dropped due to buffer space limits and ingress rate limit discarding (Red and random Yellow dropping).

Bits		Description		Default
31:0	<b>Dropped Count</b> These bits count the number of dropped packets received on Port 2 and is cleared when read.		RC	00000000h
	Note:	The counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

### 10.7.4.9 Buffer Manager Reset Status Register (BM\_RST\_STS)

Register #: 1C08h	Size:	32 bits
-------------------	-------	---------

This register indicates when the Buffer Manager has been initialized by the reset process.

Bits	Description	Туре	Default
31:1	RESERVED	RO	-
0	<b>BM Ready</b> When set, indicates the Buffer Manager tables have finished being initialized by the reset process. The initialization is performed upon any reset that resets the Switch Fabric.	RO SS	Note 20

**Note 20:** The default value of this bit is 0 immediately following any Switch Fabric reset and then self-sets to 1 once the ALR table is initialized.

10.7.4.10 Buffer Manager Random Discard Table Command Register (BM\_RNDM\_DSCRD\_TBL\_CMD)

Register #: 1C09h Size: 32 bits

This register is used to read and write the Random Discard Weight table. A write to this address performs the specified access. This table is used to set the packet drop probability verses the buffer usage.

For a read access, the Buffer Manager Random Discard Table Read Data Register (BM\_RNDM\_DSCRD\_TBL\_RDATA) can be read following a write to this register.

For a write access, the Buffer Manager Random Discard Table Write Data Register (BM\_RNDM\_DSCRD\_TBL\_W-DATA) should be written before writing this register.

Bits		Description	Туре	Default
31:5	RESERVED			-
4	Random Discard W Specifies a read (1) of	leight Table RnW or a write (0) command.	R/W	Ob
3:0	Random Discard W Specifies the buffer u	leight Table Index Isage range that is accessed.	R/W	Oh
	of the number of buff	6 probability entries. Each entry corresponds to a range fers used by the ingress port. The ranges are structured on towards the lower buffer usage end.		
	BIT VALUES	BUFFER USAGE LEVEL		
	0000	0 to 7		
	0001	8 to 15		
	0010	16 to 23		
	0011	24 to 31		
	0100	32 to 39		
	0101	40 to 47		
	0110	48 to 55		
	0111	56 to 63		
	1000	64 to 79		
	1001	80 to 95		
	1010	96 to 111		
	1011	112 to 127		
	1100	128 to 159		
	1101	160 to 191		
	1110	192 to 223		
	1111	224 to 255		

# 10.7.4.11 Buffer Manager Random Discard Table Write Data Register (BM\_RNDM\_DSCRD\_TBL\_WDATA)

Register #: 1C0Ah Size: 32 bits

This register is used to write the Random Discard Weight table.

**Note:** The Random Discard Weight table is not initialized upon reset or power-up. If a random discard is enabled, the full table should be initialized by the host.

Bits	Description	Туре	Default
31:10	RESERVED	RO	-
9:0	<ul> <li>Drop Probability These bits specify the discard probability of a packet that has been colored Yellow by the ingress metering. The probability is given in 1/1024's. For example, a setting of 1 is one in 1024 or approximately 0.1%. A setting of all ones (1023) is 1023 in 1024 or approximately 99.9%. </li> <li>There are a total of 16 probability entries. Each entry corresponds to a range of the number of buffers used by the ingress port, as specified in Section 10.7.4.10, "Buffer Manager Random Discard Table Command Register (BM_RNDM_DSCRD_TBL_CMD)".</li></ul>	R/W	00 0000 0000b

# 10.7.4.12 Buffer Manager Random Discard Table Read Data Register (BM\_RNDM\_DSCRD\_TBL\_RDATA)

Register #:	1C0Bh	Size:	32 bits
register #.	ICODII	SIZE.	

This register is used to read the Random Discard Weight table.

Bits	Description	Туре	Default
31:10	RESERVED	RO	-
9:0	<ul> <li>Drop Probability These bits specify the discard probability of a packet that has been colored Yellow by the ingress metering. The probability is given in 1/1024's. For example, a setting of 1 is one in 1024 or approximately 0.1%. A setting of all ones (1023) is 1023 in 1024 or approximately 99.9%. There are a total of 16 probability entries. Each entry corresponds to a range of the number of buffers used by the ingress port, as specified in Section 10.7.4.10, "Buffer Manager Random Discard Table Command Register (BM_RNDM_DSCRD_TBL_CMD)".</li></ul>	RO	00 0000 0000b

### 10.7.4.13 Buffer Manager Egress Port Type Register (BM\_EGRSS\_PORT\_TYPE)

Register #:1C0ChSize:32 bits

This register is used to configure the egress VLAN tagging rules. See Section 10.4.6, "Adding, Removing and Changing VLAN Tags," on page 227 for additional details.

Bits	Description	Туре	Default
31:23	RESERVED	RO	-
22	VID/Priority Select Port 2 This bit determines the VID and priority in inserted or changed tags.	R/W	Ob
	0: The default VID of the ingress port / priority calculated on ingress. 1: The default VID / priority of the egress port.		
	This is only used when the Egress Port Type is set as Hybrid.		
21	Insert Tag Port 2 When set, untagged packets will have a tag added. The VID and priority is determined by the VID/Priority Select Port 2 bit.	R/W	Ob
	The un-tag bit in the VLAN table for the default VLAN ID also needs to be cleared in order for the tag to be inserted.		
	This is only used when the Egress Port Type is set as Hybrid.		
20	Change VLAN ID Port 2 When set, regular tagged packets will have their VLAN ID overwritten with the Default VLAN ID of either the ingress or egress port, as determined by the VID/Priority Select Port 2 bit.	R/W	Ob
	The Change Tag bit also needs to be set.		
	The un-tag bit in the VLAN table for the incoming VLAN ID also needs to be cleared, otherwise the tag will be removed instead.		
	Priority tagged packets will have their VLAN ID overwritten with the Default VLAN ID of either the ingress or egress port independent of this bit.		
	This is only used when the Egress Port Type is set as Hybrid.		
19	Change Priority Port 2 When set, regular tagged and priority tagged packets will have their Priority overwritten with the priority determined by the VID/Priority Select Port 2 bit.	R/W	Ob
	For regular tagged packets, the Change Tag bit also needs to be set by software.		
	The un-tag bit in the VLAN table for the incoming VLAN ID also needs to be cleared, otherwise the tag would be removed instead.		
	This is only used when the Egress Port Type is set as Hybrid.		

Bits		Description	Туре	Default
18	Change Tag When set, a tagged pack	lows the Change Tag and Change Priority bits to affect regular	R/W	Ob
	This bit has	no affect on priority tagged packets.		
	This is only	used when the Egress Port Type is set as Hybrid.		
17:16		t Type Port 2 et the egress port type which determines the tagging/un-tagging	R/W	0b
	Bit Values	EGRESS PORT TYPE		
	00	<b>Dumb</b> Packets from regular ports pass untouched. Special tagged packets from the External MII port have their tagged stripped.		
	01	Access Tagged packets (including special tagged packets from the External MII port) have their tagged stripped.		
	10	<b>Hybrid</b> Supports a mix of tagging, un-tagging and changing tags. See Section 10.4.6, "Adding, Removing and Changing VLAN Tags," on page 227 for additional details.		
	11	<b>CPU</b> A special tag is added to indicate the source of the packet. See Section 10.4.6, "Adding, Removing and Changing VLAN Tags," on page 227 for additional details.		
15	RESERVED		RO	_
14		Select Port 1 /ID/Priority Select Port 2 definition above.	R/W	0b
13	Insert Tag I Identical to I	Port 1 nsert Tag Port 2 definition above.	R/W	0b
12	Change VL Identical to (	AN ID Port 1 Change VLAN ID Port 2 definition above.	R/W	0b
11	Change Pri Identical to 0	ority Port 1 Change Priority Port 2 definition above.	R/W	0b
10	Change Tag Identical to 0	<b>y Port 1</b> Change Tag Port 2 definition above.	R/W	0b
9:8	Egress Por Identical to E	<b>t Type Port 1</b> Egress Port Type Port 2 definition above.	R/W	0b
7	RESERVED	,	RO	-
6	VID/Priority Identical to	Select Port 0 /ID/Priority Select Port 2 definition above.	R/W	0b
5	Insert Tag I Identical to I	Port 0 nsert Tag Port 2 definition above.	R/W	0b
4	Change VL Identical to (	AN ID Port 0 Change VLAN ID Port 2 definition above.	R/W	0b
3	Change Pri	ority Port 0 Change Priority Port 2 definition above.	R/W	0b

Bits	Description	Туре	Default
2	Change Tag Port 0 Identical to Change Tag Port 2 definition above.	R/W	0b
1:0	<b>Egress Port Type Port 0</b> Identical to Egress Port Type Port 2 definition above.	R/W	0b

10.7.4.14 Buffer Manager Port 0 Egress Rate Priority Queue 0/1 Register (BM\_EGRSS\_RATE\_00\_01)

Register #: 1C0Dh Size: 32 bits

This register, along with the Buffer Manager Configuration Register (BM\_CFG), is used to configure the egress rate pacing.

Bits	Description	Туре	Default
31:26	RESERVED	RO	-
25:13	<b>Egress Rate Port 0 Priority Queue 1</b> These bits specify the egress data rate for the Port 0 priority queue 1. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b
12:0	<b>Egress Rate Port 0 Priority Queue 0</b> These bits specify the egress data rate for the Port 0 priority queue 0. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b

10.7.4.15 Buffer Manager Port 0 Egress Rate Priority Queue 2/3 Register (BM\_EGRSS\_RATE\_02\_03)

32 bits

Register #: 1C0Eh Size:

This register, along with the Buffer Manager Configuration Register (BM\_CFG), is used to configure the egress rate pacing.

Bits	Description	Туре	Default
31:26	RESERVED	RO	-
25:13	<b>Egress Rate Port 0 Priority Queue 3</b> These bits specify the egress data rate for the Port 0 priority queue 3. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b
12:0	<b>Egress Rate Port 0 Priority Queue 2</b> These bits specify the egress data rate for the Port 0 priority queue 2. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b

10.7.4.16 Buffer Manager Port 1 Egress Rate Priority Queue 0/1 Register (BM\_EGRSS\_RATE\_10\_11)

Register #:1C0FhSize:32 bits

This register, along with the Buffer Manager Configuration Register (BM\_CFG), is used to configure the egress rate pacing.

Bits	Description	Туре	Default
31:26	RESERVED	RO	-
25:13	<b>Egress Rate Port 1 Priority Queue 1</b> These bits specify the egress data rate for the Port 1 priority queue 1. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b
12:0	<b>Egress Rate Port 1 Priority Queue 0</b> These bits specify the egress data rate for the Port 1 priority queue 0. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b

10.7.4.17 Buffer Manager Port 1 Egress Rate Priority Queue 2/3 Register (BM\_EGRSS\_RATE\_12\_13)

Register #: 1C10h Size: 32 bits

This register, along with the Buffer Manager Configuration Register (BM\_CFG), is used to configure the egress rate pacing.

Bits	Description	Туре	Default
31:26	RESERVED	RO	-
25:13	<b>Egress Rate Port 1 Priority Queue 3</b> These bits specify the egress data rate for the Port 1 priority queue 3. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b
12:0	<b>Egress Rate Port 1 Priority Queue 2</b> These bits specify the egress data rate for the Port 1 priority queue 2. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b

10.7.4.18 Buffer Manager Port 2 Egress Rate Priority Queue 0/1 Register (BM\_EGRSS\_RATE\_20\_21)

Register #:1C11hSize:32 bits

This register, along with the Buffer Manager Configuration Register (BM\_CFG), is used to configure the egress rate pacing.

Bits	Description	Туре	Default
31:26	RESERVED	RO	-
25:13	<b>Egress Rate Port 2 Priority Queue 1</b> These bits specify the egress data rate for the Port 2 priority queue 1. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b
12:0	<b>Egress Rate Port 2 Priority Queue 0</b> These bits specify the egress data rate for the Port 2 priority queue 0. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b

10.7.4.19 Buffer Manager Port 2 Egress Rate Priority Queue 2/3 Register (BM\_EGRSS\_RATE\_22\_23)

Register #:1C12hSize:32 bits

This register, along with the Buffer Manager Configuration Register (BM\_CFG), is used to configure the egress rate pacing.

Bits	Description	Туре	Default
31:26	RESERVED	RO	-
25:13	<b>Egress Rate Port 2 Priority Queue 3</b> These bits specify the egress data rate for the Port 2 priority queue 3. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b
12:0	<b>Egress Rate Port 2 Priority Queue 2</b> These bits specify the egress data rate for the Port 2 priority queue 2. The rate is specified in time per byte. The time is this value plus 1 times 20 ns.	R/W	00000 00000000b

### 10.7.4.20 Buffer Manager Port 0 Default VLAN ID and Priority Register (BM\_VLAN\_0)

Register #: 1C13h Size: 32 bits

This register is used to specify the default VLAN ID and priority of Port 0.

Bits	Description	Туре	Default
31:15	RESERVED	RO	-
14:12	<b>Default Priority</b> These bits specify the default priority that is used when a tag is inserted or changed on egress.	R/W	000b
11:0	<b>Default VLAN ID</b> These bits specify the default that is used when a tag is inserted or changed on egress.	R/W	0000 00000001b

32 bits

10.7.4.21 Buffer Manager Port 1 Default VLAN ID and Priority Register (BM\_VLAN\_1)

Register #: 1C14h Size:

This register is used to specify the default VLAN ID and priority of Port 1.

Bits	Description	Туре	Default
31:15	RESERVED	RO	-
14:12	<b>Default Priority</b> These bits specify the default priority that is used when a tag is inserted or changed on egress.	R/W	000b
11:0	<b>Default VLAN ID</b> These bits specify the default that is used when a tag is inserted or changed on egress.	R/W	0000 00000001b

10.7.4.22 Buffer Manager Port 2 Default VLAN ID and Priority Register (BM\_VLAN\_2)

Register #: 1C15h Size: 32 bits

This register is used to specify the default VLAN ID and priority of Port 2.

Bits	Description	Туре	Default
31:15	RESERVED	RO	-
14:12	<b>Default Priority</b> These bits specify the default priority that is used when a tag is inserted or changed on egress.	R/W	000b
11:0	<b>Default VLAN ID</b> These bits specify the default that is used when a tag is inserted or changed on egress.	R/W	0000 00000001b

10.7.4.23 Buffer Manager Port 0 Ingress Rate Drop Count Register (BM\_RATE\_DRP\_CNT\_SRC\_0)

Register #: 1C16h Size: 32 bits

This register counts the number of packets received on Port 0 that were dropped by the Buffer Manager due to ingress rate limit discarding (Red and random Yellow dropping).

Bits	Description		Туре	Default
31:0	These b	Dropped Count These bits count the number of dropped packets received on Port 0 and is cleared when read.		00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.4.24 Buffer Manager Port 1 Ingress Rate Drop Count Register (BM\_RATE\_DRP\_CNT\_SRC\_1)

Register #: 1C17h Size: 32 bits

This register counts the number of packets received on Port 1 that were dropped by the Buffer Manager due to ingress rate limit discarding (Red and random Yellow dropping).

Bits	Description		Туре	Default
31:0	<b>Dropped Count</b> These bits count the number of dropped packets received on Port 1 and is cleared when read.		RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.4.25 Buffer Manager Port 2 Ingress Rate Drop Count Register (BM\_RATE\_DRP\_CNT\_SRC\_2)

Register #:1C18hSize:32 bits

This register counts the number of packets received on Port 2 that were dropped by the Buffer Manager due to ingress rate limit discarding (Red and random Yellow dropping).

Bits		Description		Default
31:0	<b>Dropped Count</b> These bits count the number of dropped packets received on Port 2 and is cleared when read.		RC	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

10.7.4.26 Buffer Manager Interrupt Mask Register (BM\_IMR)

Register #: 1C20h Size: 32 bits

This register contains the Buffer Manager interrupt mask, which masks the interrupts in the Buffer Manager Interrupt Pending Register (BM\_IPR). All Buffer Manager interrupts are masked by setting the Interrupt Mask bit. Clearing this bit will unmask the interrupts. Refer to Section 8.0, "System Interrupts," on page 88 for more information.

Bits	Description		Default
31:1	RESERVED	RO	-
0	Interrupt Mask When set, this bit masks interrupts from the Buffer Manager. The status bits in the Buffer Manager Interrupt Pending Register (BM_IPR) are not affected.	R/W	1b

### 10.7.4.27 Buffer Manager Interrupt Pending Register (BM\_IPR)

Register #:1C21hSize:32 bits

This register contains the Buffer Manager interrupt status. The status is double buffered. All interrupts in this register may be masked via the Buffer Manager Interrupt Mask Register (BM\_IMR). Refer to Section 8.0, "System Interrupts," on page 88 for more information.

Bits		Description	Туре	Default
31:14	RESERVE	0	RO	-
13:10		<b>on B</b> Status B Pending bit is set, these bits indicate the reason a packet ad per the table below:	RC	0000b
	Bit Values	Description		
	0000	The destination address was not in the ALR table (unknown or broadcast) and the Broadcast Buffer Level was exceeded.		
	0001	Drop on Red was set and the packet was colored Red.		
	0010	There were no buffers available.		
	0011	There were no memory descriptors available.		
	0100	The destination address was not in the ALR table (unknown or broadcast) and there were no valid destination ports.		
	0101	The packet had a receive error and was >64 bytes.		
	0110	The Buffer Drop Level was exceeded.		
	0111	RESERVED		
	1000	RESERVED		
	1001	Drop on Yellow was set, the packet was colored Yellow and was randomly selected to be dropped.		
	1010	RESERVED		
	1011	RESERVED		
	1100	RESERVED		
	1101	RESERVED		
	1110	RESERVED		
	1111	RESERVED		
9:8		rt B Status B Pending bit is set, these bits indicate the source port on acket was dropped.	RC	00b
	00 = Port 0 01 = Port 1 10 = Port 2 11 = RESE			

Bits	Description	Туре	Default
7	Status B Pending When set, bits 13:8 are valid.	RC	0b
6:3	<b>Drop Reason A</b> When the Set A Valid bit is set, these bits indicate the reason a packet was dropped. See the Drop Reason B description above for definitions of each value of this field.		0000b
2:1	<ul> <li>Source port A When the Set A Valid bit is set, these bits indicate the source port on which the packet was dropped.</li> <li>00 = Port 0 01 = Port 1</li> </ul>		00b
	10 = Port 2 11 = RESERVED		
0	Set A Valid When set, bits 6:1 are valid.	RC	0b

# 11.0 I<sup>2</sup>C SLAVE CONTROLLER

## 11.1 Functional Overview

This chapter details the I<sup>2</sup>C slave controller provided by the device. The I<sup>2</sup>C slave controller can be used for CPU serial management and allows CPU access to all system CSRs. The I<sup>2</sup>C slave controller implements the low level I<sup>2</sup>C slave serial interface (start and stop condition detection, data bit transmission/reception and acknowledge generation/reception), handles the slave command protocol and performs system register reads and writes. The I<sup>2</sup>C slave controller conforms to the NXP PC-Bus Specification.

# 11.2 I<sup>2</sup>C Overview


I<sup>2</sup>C is a bi-directional 2-wire data protocol. A device that sends data is defined as a transmitter and a device that receives data is defined as a receiver. The bus is controlled by a master which generates the SCL clock, controls bus access and generates the start and stop conditions. Either a master or slave may operate as a transmitter or receiver as determined by the master.

Both the clock (I2CSCL) and data (I2CSDA) signals have digital input filters that reject pulses that are less than 100 ns. The data pin is driven low when either interface sends a low, emulating the wired-AND function of the  $I^2C$  bus. Since the slave interface never drives the clock pin, the wired-AND is not necessary.

The following bus states exist:

- Idle: Both I2CSDA and I2CSCL are high when the bus is idle.
- Start & Stop Conditions: A start condition is defined as a high to low transition on the I2CSDA line while I2CSCL is high. A stop condition is defined as a low to high transition on the I2CSDA line while I2CSCL is high. The bus is considered to be busy following a start condition and is considered free 4.7 μs/1.3 μs (for 100 kHz and 400 kHz operation, respectively) following a stop condition. The bus stays busy following a repeated start condition (instead of a stop condition). Starts and repeated starts are otherwise functionally equivalent.
- Data Valid: Data is valid, following the start condition, when I2CSDA is stable while I2CSCL is high. Data can only be changed while the clock is low. There is one valid bit per clock pulse. Every byte must be 8 bits long and is transmitted MSB first.
- Acknowledge: Each byte of data is followed by an acknowledge bit. The master generates a ninth clock pulse for the acknowledge bit. The transmitter releases I2CSDA (high). The receiver drives I2CSDA low so that it remains valid during the high period of the clock, taking into account the setup and hold times. The receiver may be the master or the slave depending on the direction of the data. Typically the receiver acknowledges each byte. If the master is the receiver, it does not generate an acknowledge on the last byte of a transfer. This informs the slave to not drive the next byte of data so that the master may generate a stop or repeated start condition.

Figure 11-1 displays the various bus states of a typical I<sup>2</sup>C cycle.



## FIGURE 11-1: I<sup>2</sup>C CYCLE

# 11.3 I<sup>2</sup>C Slave Operation

When in  $I^2C$  managed mode, the  $I^2C$  slave interface is used for CPU management of the device. All system CSRs are accessible to the CPU in these modes.  $I^2C$  mode is selected when the serial\_mngt\_mode\_strap configuration strap is set to 1b. The  $I^2C$  slave controller implements the low level  $I^2C$  slave serial interface (start and stop condition detection, data bit transmission and reception and acknowledge generation and reception), handles the slave command protocol and performs system register reads and writes. The  $I^2C$  slave controller conforms to the NXP  $I^2C$ -Bus Specification.

The l<sup>2</sup>C slave serial interface consists of a data wire (I2CSDA) and a serial clock (I2CSCL). The serial clock is driven by the master, while the data wire is bi-directional. Both signals are open-drain and require external pull-up resistors.

The I<sup>2</sup>C slave serial interface supports the standard-mode speed of up to 100 kHz and the fast-mode speed of 400 kHz. Refer to the NXP  $I^2C$ -Bus Specification for detailed I<sup>2</sup>C timing information with the following modifications:

- tVD;DAT maximum (SDA data output valid from SCL falling) is 3000ns and 700ns for standard and fast modes respectively.
- tVD;ACK maximum (SDA acknowledge output valid from SCL falling) is 3000ns and 700ns for standard and fast modes respectively.
- tSP maximum (input spike suppression on SCL and SDA) is 100ns.
- tHD;DAT minimum (SDA data and acknowledge output hold from SCL falling) is 100ns.


### 11.3.1 I<sup>2</sup>C SLAVE COMMAND FORMAT

The  $l^2C$  slave serial interface supports single register and multiple register read and write commands. A read or write command is started by the master first sending a start condition, followed by a control byte. The control byte consists of a 7-bit slave address and a 1-bit read/write indication (R/~W). The default slave address used by the device is 0001010b, written as SA6 (first bit on the wire) through SA0 (last bit on the wire). Alternatively, the  $l^2C$  slave address may be configured to another address by setting the  $l2C_addr_override_strap$  and configuring the  $l2C_address_strap[6:0]$  with the desired value. Assuming the slave address in the control byte matches this address, the control byte is acknowledged by the device. Otherwise, the entire sequence is ignored until the next start condition. The  $l^2C$  command format can be seen in Figure 11-2.

If the read/write indication (R/~W) in the control byte is a 0 (indicating a potential write), the next byte sent by the master is the register address. After the address byte is acknowledged by the device, the master may either send data bytes to be written or it may send another start condition (to start the reading of data) or a stop condition. The latter two will terminate the current write (without writing any data), but will have the affect of setting the internal register address which will be used for subsequent reads.

If the read/write indication in the control byte is a 1 (indicating a read), the device will start sending data following the control byte acknowledgment.

**Note:** All registers are accessed as DWORDs. Appending two 0 bits to the address field will form the register address. Addresses and data are transferred MSB first. Data is transferred MSB first (little endian).



### 11.3.2 DEVICE INITIALIZATION

Until the device has been initialized to the point where the various configuration inputs are valid, the I<sup>2</sup>C slave interface will not respond to or be affected by any external pin activity.

### 11.3.2.1 I<sup>2</sup>C Slave Read Polling for Initialization Complete

Before device initialization, the I<sup>2</sup>C slave interface will not return valid data. To determine when the I<sup>2</sup>C slave interface is functional, the Byte Order Test Register (BYTE\_TEST) should be polled. Once the correct pattern is read, the interface can be considered functional. At this point, the Device Ready (READY) bit in the Hardware Configuration Register (HW\_CFG) can be polled to determine when the device is fully configured.

**Note:** The Host should only use single register reads (one data cycle per I<sup>2</sup>C Start/Stop) while polling the BYTE\_TEST register.

#### 11.3.3 ACCESS DURING AND FOLLOWING POWER MANAGEMENT

During any power management mode other than D0, reads and writes are ignored and the I<sup>2</sup>C slave interface will not respond to or be affected by any external pin activity.

To determine when the I<sup>2</sup>C slave interface is functional, the Byte Order Test Register (BYTE\_TEST) should be polled. Once the correct pattern is read, the interface can be considered functional. At this point, the Device Ready (READY) bit in the Hardware Configuration Register (HW\_CFG) can be polled to determine when the device is fully configured.

**Note:** The Host should only use single register reads (one data cycle per I<sup>2</sup>C Start/Stop) while polling the BYTE\_TEST register.

#### 11.3.4 I<sup>2</sup>C SLAVE READ SEQUENCE

Following the device addressing, as detailed in Section 11.3.1, a register is read from the device when the master sends a start condition and control byte with the R/~W bit set. Assuming the slave address in the control byte matches the device address, the control byte is acknowledged by the device. Otherwise, the entire sequence is ignored until the next start condition. Following the acknowledge, the device sends 4 bytes of data. The first 3 bytes are acknowledged by the master and on the fourth, the master sends a no-acknowledge followed by the stop condition. The no-acknowledge informs the device not to send the next 4 bytes (as it would in the case of a multiple read). The internal register address is unchanged following the single read.


Multiple reads are performed when the master sends an acknowledge on the fourth byte. The internal address is incremented and the next register is shifted out. Once the internal address reaches its maximum, it rolls over to 0. The multiple read is concluded when the master sends a no-acknowledge followed by a stop condition. The no-acknowledge informs the device not to send the next 4 bytes. The internal register address is incremented for each read including the final.

For both single and multiple reads, in the case that the master sends a no-acknowledge on any of the first three bytes of the register, the device will stop sending subsequent bytes. If the master sends an unexpected start or stop condition, the device will stop sending immediately and will respond to the next sequence as needed.

I<sup>2</sup>C reads from unused register addresses return all zeros.

Figure 11-3 illustrates a typical single and multiple register read.

## FIGURE 11-3: I<sup>2</sup>C SLAVE READS



#### SPECIAL CSR HANDLING

#### Live Bits

Since data is read serially, register values are latched (registered) at the beginning of each 32-bit read to prevent the host from reading an intermediate value. The latching occurs multiple times in a multiple read sequence.

#### Change on Read Registers and FIFOs

Any register that is affected by a read operation (e.g. a clear on read bit) is cleared once the host has acknowledge the 3rd byte of output (an acknowledge of the 3rd byte indicates that the host will read the fourth byte). Since the full 32-bits of the register were saved at the beginning of the read, the 4th byte of data that is output is the original value and not the updated value.

In the event that the host sends a no-acknowledge on one of the first three bytes or a start or stop condition occurs unexpectedly before the acknowledge of the 3rd byte, the read is considered invalid and the register is not affected.

Multiple registers may be cleared in a multiple read cycle, each one being cleared as it is read.

#### Change on Read Live Register Bits

As described above, the current value from a register with live bits (as is the case of any register) is saved before the data is shifted out. Although a H/W event that occurs following the data capture would still update the live bit(s), the live bit(s) will be affected (cleared, etc.) once the output shift has started and the H/W event would be lost. In order to prevent this, the individual CSRs defer the H/W event update until after the read indication.

### 11.3.5 I<sup>2</sup>C SLAVE WRITE SEQUENCE

Following the device addressing, as detailed in Section 11.3.1, a register is written to the device when the master continues to send data bytes. Each byte is acknowledged by the device. Following the fourth byte of the sequence, the master may either send another start condition or halt the sequence with a stop condition. The internal register address is unchanged following a single write.


Multiple writes are performed when the master sends additional bytes following the fourth acknowledge. The internal address is automatically incremented and the next register is written. Once the internal address reaches its maximum value, it rolls over to 0. The multiple write is concluded when the master sends another start or stop condition. The internal register address is incremented for each write including the final. This is not relevant for subsequent writes, since a new register address would be included on a new write cycle. However, this does affect the internal register address if it were to be used for reads without first resetting the register address.

For both single and multiple writes, if the master sends an unexpected start or stop condition, the device will stop immediately and will respond to the next sequence as needed.

The data write to the register occurs after the 32 bits are input. In the event that 32 bits are not written (master sends a start or a stop condition occurs unexpectedly), the write is considered invalid and the register is not affected. Multiple registers may be written in a multiple write cycle, each one being written after 32 bits. I<sup>2</sup>C writes must not be performed to unused register addresses.

Figure 11-4 illustrates a typical single and multiple register write.

# FIGURE 11-4: I<sup>2</sup>C SLAVE WRITES



# 12.0 I<sup>2</sup>C MASTER EEPROM CONTROLLER

# 12.1 Functional Overview

This chapter details the EEPROM I<sup>2</sup>C master and EEPROM Loader provided by the device. The I<sup>2</sup>C EEPROM controller is an I<sup>2</sup>C master module which interfaces an optional external EEPROM with the system register bus and the EEPROM Loader. Multiple sizes of external EEPROMs are supported. Configuration of the EEPROM size is accomplished via the eeprom\_size\_strap configuration strap. Various commands are supported for EEPROM access, allowing for the storage and retrieval of static data. The I<sup>2</sup>C interface conforms to the NXP *I*<sup>2</sup>C-Bus Specification.

The EEPROM Loader provides the automatic loading of configuration settings from the EEPROM into the device at reset. The EEPROM Loader module interfaces to the EEPROM Controller, Ethernet PHYs and the system CSRs.

# 12.2 I<sup>2</sup>C Overview


I<sup>2</sup>C is a bi-directional 2-wire data protocol. A device that sends data is defined as a transmitter and a device that receives data is defined as a receiver. The bus is controlled by a master which generates the **EESCL** clock, controls bus access and generates the start and stop conditions. Either a master or slave may operate as a transmitter or receiver as determined by the master.

Both the clock (EESCL) and data (EESDA) signals have digital input filters that reject pulses that are less than 100 ns. The data pin is driven low when either interface sends a low, emulating the wired-AND function of the I<sup>2</sup>C bus.

The following bus states exist:

- Idle: Both EESDA and EESCL are high when the bus is idle.
- Start & Stop Conditions: A start condition is defined as a high to low transition on the EESDA line while EESCL is high. A stop condition is defined as a low to high transition on the EESDA line while EESCL is high. The bus is considered to be busy following a start condition and is considered free 4.7 µs/1.3 µs (for 100 kHz and 400 kHz operation, respectively) following a stop condition. The bus stays busy following a repeated start condition (instead of a stop condition). Starts and repeated starts are otherwise functionally equivalent.
- Data Valid: Data is valid, following the start condition, when EESDA is stable while EESCL is high. Data can only be changed while the clock is low. There is one valid bit per clock pulse. Every byte must be 8 bits long and is transmitted MSB first.
- Acknowledge: Each byte of data is followed by an acknowledge bit. The master generates a ninth clock pulse for the acknowledge bit. The transmitter releases EESDA (high). The receiver drives EESDA low so that it remains valid during the high period of the clock, taking into account the setup and hold times. The receiver may be the master or the slave depending on the direction of the data. Typically the receiver acknowledges each byte. If the master is the receiver, it does not generate an acknowledge on the last byte of a transfer. This informs the slave to not drive the next byte of data so that the master may generate a stop or repeated start condition.

Figure 12-1 displays the various bus states of a typical I<sup>2</sup>C cycle.



# FIGURE 12-1: I<sup>2</sup>C CYCLE


# 12.3 I<sup>2</sup>C Master EEPROM Controller

The I<sup>2</sup>C EEPROM controller supports I<sup>2</sup>C compatible EEPROMs.

**Note:** When the EEPROM Loader is running, it has exclusive use of the I<sup>2</sup>C EEPROM controller. Refer to Section 12.4, "EEPROM Loader" for more information.

The  $l^2C$  master implements a low level serial interface (start and stop condition generation, data bit transmission and reception, acknowledge generation and reception) for connection to  $l^2C$  EEPROMs and consists of a data wire (EESDA) and a serial clock (EESCL). The serial clock is driven by the master, while the data wire is bi-directional. Both signals are open-drain and require external pull-up resistors.

The  $I^2C$  master interface runs at the standard-mode rate of 100 kHz.  $I^2C$  master interface timing information is detailed in Figure 12-2 and Table 12-1.



## FIGURE 12-2: I<sup>2</sup>C MASTER TIMING

### TABLE 12-1: I<sup>2</sup>C MASTER TIMING VALUES

Symbol	Description	Min	Тур	Max	Units
f <sub>scl</sub>	EESCL clock frequency			100	kHz
t <sub>high</sub>	EESCL high time	4.0			μs
t <sub>low</sub>	EESCL low time	4.7			μs
t <sub>r</sub>	Rise time of EESDA and EESCL			1000	ns
t <sub>f</sub>	Fall time of EESDA and EESCL			300	ns
t <sub>su;sta</sub>	Setup time (provided to slave) of EESCL high before EESDA output falling for repeated start con- dition	5.2 Note 1			μs
t <sub>hd;sta</sub>	Hold time (provided to slave) of EESCL after EESDA output falling for start or repeated start con- dition	4.5 Note 1			μS
t <sub>su;dat;in</sub>	Setup time (from slave) EESDA input before EESCL rising	200 Note 2			ns
t <sub>hd;dat;in</sub>	Hold time (from slave) of EESDA input after EESCL falling	0			ns
t <sub>su;dat;out</sub>	Setup time (provided to slave) EESDA output before EESCL rising	1250 Note 3			ns

Symbol	Description	Min	Тур	Max	Units
t <sub>hd;dat;out</sub>	Hold time (provided to slave) of EESDA output after EESCL falling	1000 Note 3			ns
t <sub>su;sto</sub>	Setup time (provided to slave) of EESCL high before EESDA output rising for stop condition	4.5 Note 1			μS
t <sub>buf</sub>	Bus free time	4.7			μs
t <sub>sp</sub>	Input spike suppression on EESCL and EESDA			100	ns

**Note 1:** These values provide 500 ns of margin compared to the I<sup>2</sup>C specification.

**Note 2:** This value provides 50 ns of margin compared to the I<sup>2</sup>C specification.

**Note 3:** These values provide 1000 ns of margin compared to the I<sup>2</sup>C specification.

Based on the eeprom\_size\_strap configuration strap, various sized I<sup>2</sup>C EEPROMs are supported. The varying size ranges are supported by additional bits in the EEPROM Controller Address (EPC\_ADDRESS) field of the EEPROM Command Register (E2P\_CMD). Within each size range, the largest EEPROM uses all the address bits, while the smaller EEPROMs treat the upper address bits as don't cares. The EEPROM controller drives all the address bits as requested regardless of the actual size of the EEPROM. The supported size ranges for I<sup>2</sup>C operation are shown in Table 12-2.

### TABLE 12-2: I<sup>2</sup>C EEPROM SIZE RANGES

eeprom_size_strap	# of Address Bytes	EEPROM Size	EEPROM Types
0	1 (Note 4)	128 x 8 through 2048 x 8	24xx01, 24xx02, 24xx04, 24xx08, 24xx16
1	2	4096 x 8 through 65536 x 8	24xx32, 24xx64, 24xx128, 24xx256, 24xx512

**Note 4:** Bits in the control byte are used as the upper address bits.


### 12.3.1 I<sup>2</sup>C EEPROM DEVICE ADDRESSING

The I<sup>2</sup>C EEPROM is addressed for a read or write operation by first sending a control byte followed by the address byte or bytes. The control byte is preceded by a start condition. The control byte and address byte(s) are each acknowledged by the EEPROM slave. If the EEPROM slave fails to send an acknowledge, then the sequence is aborted (a start condition and a stop condition are sent) and the EEPROM Controller Timeout (EPC\_TIMEOUT) bit of the EEPROM Command Register (E2P\_CMD) is set.

The control byte consists of a 4 bit control code, 3 bits of chip/block select and one direction bit. The control code is 1010b. For single byte addressing EEPROMs, the chip/block select bits are used for address bits 10, 9 and 8. For double byte addressing EEPROMs, the chip/block select bits are set low. The direction bit is set low to indicate the address is being written.

Figure 12-3 illustrates a typical I<sup>2</sup>C EEPROM addressing bit order for single and double byte addressing.

### FIGURE 12-3: I<sup>2</sup>C EEPROM ADDRESSING




### 12.3.2 I<sup>2</sup>C EEPROM BYTE READ

Following the device addressing, a data byte may be read from the EEPROM by outputting a start condition and control byte with a control code of 1010b, chip/block select bits as described in Section 12.3.1 and the R/~W bit high. The EEPROM will respond with an acknowledge, followed by 8 bits of data. If the EEPROM slave fails to send an acknowledge, then the sequence is aborted (a start condition and a stop condition are sent) and the EEPROM Controller Timeout (EPC\_TIMEOUT) bit in the EEPROM Command Register (E2P\_CMD) is set. The I<sup>2</sup>C master then sends a no-acknowledge, followed by a stop condition.

Figure 12-4 illustrates a typical I<sup>2</sup>C EEPROM byte read for single and double byte addressing.

### FIGURE 12-4: I<sup>2</sup>C EEPROM BYTE READ




For a register level description of a read operation, refer to Section 12.3.7, "I2C Master EEPROM Controller Operation," on page 355.

### 12.3.3 I<sup>2</sup>C EEPROM SEQUENTIAL BYTE READS

Following the device addressing, data bytes may be read sequentially from the EEPROM by outputting a start condition and control byte with a control code of 1010b, chip/block select bits as described in Section 12.3.1 and the R/~W bit high. The EEPROM will respond with an acknowledge, followed by 8 bits of data. If the EEPROM slave fails to send an acknowledge, then the sequence is aborted (a start condition and a stop condition are sent) and the EEPROM Controller Timeout (EPC\_TIMEOUT) bit in the EEPROM Command Register (E2P\_CMD) is set. The I<sup>2</sup>C master then sends an acknowledge and the EEPROM responds with the next 8 bits of data. This continues until the last desired byte is read, at which point the I<sup>2</sup>C master sends a no-acknowledge (instead of the acknowledge), followed by a stop condition.

Figure 12-5 illustrates a typical I<sup>2</sup>C EEPROM sequential byte reads for single and double byte addressing.

FIGURE 12-5: I<sup>2</sup>C EEPROM SEQUENTIAL BYTE READS



Sequential reads are used by the EEPROM Loader. Refer to Section 12.4, "EEPROM Loader" for additional information. For a register level description of a read operation, refer to Section 12.3.7, "I2C Master EEPROM Controller Operation," on page 355.


## 12.3.4 I<sup>2</sup>C EEPROM BYTE WRITES

Following the device addressing, a data byte may be written to the EEPROM by outputting the data after receiving the acknowledge from the EEPROM. The data byte is acknowledged by the EEPROM slave and the I<sup>2</sup>C master finishes the write cycle with a stop condition. If the EEPROM slave fails to send an acknowledge, then the sequence is aborted (a start condition and a stop condition are sent) and the EEPROM Controller Timeout (EPC\_TIMEOUT) bit in the EEPROM Command Register (E2P\_CMD) is set.

Following the data byte write cycle, the I<sup>2</sup>C master will poll the EEPROM to determine when the byte write is finished. After meeting the minimum bus free time, a start condition is sent followed by a control byte with a control code of 1010b, chip/block select bits low (since they are don't cares) and the R/~W bit low. If the EEPROM is finished with the byte write, it will respond with an acknowledge. Otherwise, it will respond with a no-acknowledge and the I<sup>2</sup>C master will issue a stop and repeat the poll. If the acknowledge does not occur within 30 ms, a timeout occurs (a start condition and a stop condition are sent) and the EEPROM Controller Timeout (EPC\_TIMEOUT) bit in the EEPROM Command Register (E2P\_CMD) is set. The check for timeout is only performed following each no-acknowledge, since it may be possible that the EEPROM write finished before the timeout but the 30 ms expired before the poll was performed (due to the bus being used by another master).

Once the I<sup>2</sup>C master receives the acknowledge, it concludes by sending a start condition, followed by a stop condition, which will place the EEPROM into standby.

Figure 12-6 illustrates a typical I<sup>2</sup>C EEPROM byte write.



# FIGURE 12-6: I<sup>2</sup>C EEPROM BYTE WRITE

For a register level description of a write operation, refer to Section 12.3.7, "I2C Master EEPROM Controller Operation," on page 355.

#### 12.3.5 WAIT STATE GENERATION

The serial clock is also used as an input as it can be held low by the slave device in order to wait-state the data cycle. Once the slave has data available or is ready to receive, it will release the clock. Assuming the masters clock low time is also expired, the clock will rise and the cycle will continue. If the slave device holds the clock low for more than 30 ms, the current command sequence is aborted (a start condition and a stop condition are not sent since the clock is being held low, instead the clock and data lines are just released) and the EEPROM Controller Timeout (EPC\_TIMEOUT) bit in the EEPROM Command Register (E2P\_CMD) is set.

#### 12.3.6 I<sup>2</sup>C BUS ARBITRATION AND CLOCK SYNCHRONIZATION

Since the  $I^2C$  master and the  $I^2C$  slave serial interfaces share common pins, there are at least two master  $I^2C$  devices on the bus (the device and the Host). There exists the potential that both masters try to access the bus at the same time. The  $I^2C$  specification handles this situation with three mechanisms: bus busy, clock synchronization and bus arbitration.

**Note:** The timing parameters referred to in the following subsections refer to the detailed timing information presented in the NXP  $l^2C$ -Bus Specification.

#### 12.3.6.1 Bus Busy

A master may start a transfer only if the bus is not busy. The bus is considered to be busy after the START condition and is considered to be free again  $t_{buf}$  time after the STOP condition. The standard mode value of 4.7 µs is used for  $t_{buf}$ since the EEPROM master runs at the standard mode rate. Following reset, it is unknown if the bus is actually busy, since the START condition may have been missed. Therefore, following reset, the bus is initially considered busy and is considered free  $t_{buf}$  time after the STOP condition or if clock and data are seen high for 4 ms.

#### 12.3.6.2 Clock Synchronization

Clock synchronization is used, since both masters may be generating different clock frequencies. When the clock is driven low by one master, each other active master will restart its low timer and also drive the clock low. Each master will drive the clock low for its minimum low time and then release it. The clock line will not go high until all masters have released it. The slowest master therefore determines the actual low time. Devices with shorter low timers will wait. Once the clock goes high, each master will start its high timer. The first master to reach its high time will once again drive the clock low. The fastest master therefore determines the actual high time. The process then repeats. Clock synchronization is similar to the cycle stretching that can be done by a slave device, with the exception that a slave device can only extend the low time of the clock. It can not cause the falling edge of the clock.

#### 12.3.6.3 Arbitration

Arbitration involves testing the input data vs. the output data, when the clock goes high, to see if they match. Since the data line is wired-AND'ed, a master transmitting a high value will see a mismatch if another master is transmitting a low value. The comparison is not done when receiving bits from the slave. Arbitration starts with the control byte and, if both masters are accessing the same slave, can continue into address and data bits (for writes) or acknowledge bits (for reads). If desired, a master that loses arbitration can continue to generate clock pulses until the end of the loosing byte (note that the ACK on a read is considered the end of the byte) but the losing master may no longer drive any data bits.

It is not permitted for another master to access the EEPROM while the device is using it during startup or due to an EEPROM command. The other master should wait sufficient time or poll the device to determine when the EEPROM is available. This restriction simplifies the arbitration and access process since arbitration will always be resolved when transmitting the 8 control bits during the device addressing or during the Poll Cycles.

If arbitration is lost during the device addressing, the I<sup>2</sup>C master will return to the beginning of the device addressing sequence and wait for the bus to become free.

If arbitration is lost during a Poll Cycle, the  $I^2C$  master will return to the beginning of the Poll Cycle sequence and wait for the bus to become free. Note that in this case the 30 ms timeout-counter should not be reset. If the 30 ms timeout should expire while waiting for the bus to become free, the sequence should not abort without first completing a final poll (with the exception of the busy / arbitration timeout described in Section 12.3.6.4).

### 12.3.6.4 Timeout Due to Busy or Arbitration

It is possible for another master to monopolize the bus (due to a continual bus busy or more successful arbitration). If successful arbitration is not achieved within 1.92 s from the start of the read or write request or from the start of the Poll Cycle, the command sequence or Poll Cycle is aborted and the EEPROM Controller Timeout (EPC\_TIMEOUT) bit in the EEPROM Command Register (E2P\_CMD) is set. Note that this is a total timeout value and not the timeout for any one portion of the sequence.

### 12.3.7 I<sup>2</sup>C MASTER EEPROM CONTROLLER OPERATION

I<sup>2</sup>C master EEPROM operations are performed using the EEPROM Command Register (E2P\_CMD) and EEPROM Data Register (E2P\_DATA).

The following operations are supported:

- READ (Read Location)
- WRITE (Write Location)
- RELOAD (EEPROM Loader Reload See Section 12.4, "EEPROM Loader")

Note: The EEPROM Loader uses the READ command only.

The supported commands are detailed in Section 12.5.1, "EEPROM Command Register (E2P\_CMD)," on page 362. Details specific to each operational mode are explained in Section 12.2, "I2C Overview," on page 349 and Section 12.4, "EEPROM Loader", respectively.

When issuing a WRITE command, the desired data must first be written into the EEPROM Data Register (E2P\_DATA). The WRITE command may then be issued by setting the EEPROM Controller Command (EPC\_COMMAND) field of the EEPROM Command Register (E2P\_CMD) to the desired command value. If the operation is a WRITE, the EEPROM Controller Address (EPC\_ADDRESS) field in the EEPROM Command Register (E2P\_CMD) must also be set to the desired location. The command is executed when the EEPROM Controller Busy (EPC\_BUSY) bit of the EEPROM Command Register (E2P\_CMD) is set. The completion of the operation is indicated when the EEPROM Controller Busy (EPC\_BUSY) bit is cleared.


When issuing a READ command, the EEPROM Controller Command (EPC\_COMMAND) and EEPROM Controller Address (EPC\_ADDRESS) fields of the EEPROM Command Register (E2P\_CMD) must be configured with the desired command value and the read address, respectively. The READ command is executed by setting the EEPROM Controller Busy (EPC\_BUSY) bit of the EEPROM Command Register (E2P\_CMD). The completion of the operation is indicated when the EEPROM Controller Busy (EPC\_BUSY) bit is cleared, at which time the data from the EEPROM may be read from the EEPROM Data Register (E2P\_DATA).

The RELOAD operation is performed by writing the RELOAD command into the EEPROM Controller Command (EPC\_COMMAND) field of the EEPROM Command Register (E2P\_CMD). The command is executed by setting the EEPROM Controller Busy (EPC\_BUSY) bit of the EEPROM Command Register (E2P\_CMD). In all cases, the software must wait for the EEPROM Controller Busy (EPC\_BUSY) bit to clear before modifying the EEPROM Command Register (E2P\_CMD).

If an operation is attempted and the EEPROM device does not respond within 30 ms, the device will timeout and the EEPROM Controller Timeout (EPC\_TIMEOUT) bit of the EEPROM Command Register (E2P\_CMD) will be set.

Figure 12-7 illustrates the process required to perform an EEPROM read or write operation.





## 12.4 EEPROM Loader

The EEPROM Loader interfaces to the  $I^2C$  EEPROM controller, the PHYs and to the system CSRs (via the Register Access MUX). All system CSRs are accessible to the EEPROM Loader.

The EEPROM Loader runs upon a pin reset (**RST**#), power-on reset (POR), digital reset (Digital Reset (DIGITAL\_RST)) bit in the Reset Control Register (RESET\_CTL)) or upon the issuance of a RELOAD command via the EEPROM Command Register (E2P\_CMD). Refer to Section 6.2, "Resets," on page 56 for additional information on resets.

The EEPROM contents must be loaded in a specific format for use with the EEPROM Loader. An overview of the EEPROM content format is shown in Table 12-3. Each section of EEPROM contents is discussed in detail in the following sections.


EEPROM Address	Description	Value
0	EEPROM Valid Flag	A5h
1	MAC Address Low Word [7:0]	1 <sup>st</sup> Byte on the Network
2	MAC Address Low Word [15:8]	2 <sup>nd</sup> Byte on the Network
3	MAC Address Low Word [23:16]	3 <sup>rd</sup> Byte on the Network
4	MAC Address Low Word [31:24]	4 <sup>th</sup> Byte on the Network
5	MAC Address High Word [7:0]	5 <sup>th</sup> Byte on the Network
6	MAC Address High Word [15:8]	6 <sup>th</sup> Byte on the Network
7	Configuration Strap Values Valid Flag	A5h
8 - 16	Configuration Strap Values	See Table 12-4
17	Burst Sequence Valid Flag	A5h
18	Number of Bursts	See Section 12.4.5, "Register Data"
19 and above	Burst Data	See Section 12.4.5, "Register Data"

### TABLE 12-3: EEPROM CONTENTS FORMAT OVERVIEW

### 12.4.1 EEPROM LOADER OPERATION

Upon a pin reset ((**RST**#), power-on reset (POR), digital reset (Digital Reset (DIGITAL\_RST) bit in the Reset Control Register (RESET\_CTL)) or upon the issuance of a RELOAD command via the EEPROM Command Register (E2P\_CMD), the EEPROM Controller Busy (EPC\_BUSY) bit in the EEPROM Command Register (E2P\_CMD) will be set. While the EEPROM Loader is active, the Device Ready (READY) bit of the Hardware Configuration Register (HW\_CFG) is cleared and no writes to the device should be attempted. The operational flow of the EEPROM Loader can be seen in Figure 12-8.





## 12.4.2 EEPROM VALID FLAG

Following the release of **RST**#, POR, DIGITAL\_RST or a RELOAD command, the EEPROM Loader starts by reading the first byte of data from the EEPROM. If the value of A5h is not read from the first byte, the EEPROM Loader will load the current configuration strap values into the registers, restart PHY Auto-negotiation and then terminate, clearing the EEPROM Controller Busy (EPC\_BUSY) bit in the EEPROM Command Register (E2P\_CMD). Otherwise, the EEPROM Loader will continue reading sequential bytes from the EEPROM.

## 12.4.3 MAC ADDRESS

The next six bytes in the EEPROM, after the EEPROM Valid Flag, are written into the Switch Fabric MAC Address High Register (SWITCH\_MAC\_ADDRH) and Switch Fabric MAC Address Low Register (SWITCH\_MAC\_ADDRL). The EEPROM bytes are written into the MAC address registers in the order specified in Table 12-3.

## 12.4.4 SOFT-STRAPS

The 7<sup>th</sup> byte of data to be read from the EEPROM is the Configuration Strap Values Valid Flag. If this byte has a value of A5h, the next 9 bytes of data (8-16) are written into the configuration strap registers per the assignments detailed in Table 12-4.

If the flag byte is not A5h, these next 9 bytes are skipped (they are still read to maintain the data burst, but are discarded). However, the current configuration strap values are still loaded into the registers and the PHY Auto-negotiation is still restarted. Refer to Section 7.0, "Configuration Straps," on page 72 for more information on configuration straps.

**Note:** Bit locations in Table 12-4 that do not define a configuration strap must be written as 0.

Byte/Bit	7	6	5	4	3	2	1	0
Byte 8	BP_EN_ strap_1	FD_FC_ strap_1	manual_ FC_strap_1	manual_m- dix_strap_1	auto_mdix- _strap_1	speed_ strap_1	duplex_ strap_1	autoneg_ strap_1
						<u>speed pol</u> <u>strap 1</u>	duplex- _pol_strap_ 1	SQE_test_ dis- able_strap_1
Byte 9	BP_EN_ strap_2	FD_FC_ strap_2	manual_ FC_strap_2	manual_m- dix_strap_2	auto_mdix- _strap_2	speed_ strap_2	duplex_ strap_2	autoneg_ strap_2
Byte 10			BP_EN_ strap_0	FD_FC_ strap_0	manual_F- C_strap_0	speed_ strap_0 <u>speed_pol_</u> <u>strap_0</u>	<u>duplex</u> <u>strap_0</u> duplex- _pol_strap_ 0	SQE_test_ dis- able_strap_0
Byte 11	1588_ enable_ strap		LED_fun_ strap[2]	LED_fun_ strap[1]	LED_fun_ strap[0]	EEE_ enable_ strap_2	EEE_ enable_ strap_1	EEE_ enable_ strap_0
Byte 12			LED_en_ strap[5]	LED_en_ strap[4]	LED_en_ strap[3]	LED_en_ strap[2]	LED_en_ strap[1]	LED_en_ strap[0]
Byte 13	I2C_addr_ override_ strap	I2C_ address_ strap[6]	I2C_ address_ strap[5]	I2C_ address_ strap[4]	I2C_ address_ strap[3]	I2C_ address_ strap[2]	l2C_ address_ strap[1]	I2C_ address strap[0]
Byte 14								
Byte 15								
Byte 16								

## TABLE 12-4: EEPROM CONFIGURATION BITS

## 12.4.5 REGISTER DATA

Optionally following the configuration strap values, the EEPROM data may be formatted to allow access to the device's parallel, directly writable registers. Access to indirectly accessible registers is achievable with an appropriate sequence of writes (at the cost of EEPROM space).

This data is first preceded with a Burst Sequence Valid Flag (EEPROM byte 17). If this byte has a value of A5h, the data that follows is recognized as a sequence of bursts. Otherwise, the EEPROM Loader is finished, will go into a wait state and clear the EEPROM Controller Busy (EPC\_BUSY) bit in the EEPROM Command Register (E2P\_CMD). This can optionally generate an interrupt.

The data at EEPROM byte 18 and above should be formatted in a sequence of bursts. The first byte is the total number of bursts. Following this is a series of bursts, each consisting of a starting address, count and the count x 4 bytes of data. This results in the following formula for formatting register data:

8 bits number\_of\_bursts

repeat (number\_of\_bursts)

16 bits {starting\_address[9:2] / count[7:0]}

repeat (count)

8 bits data[31:24], 8 bits data[23:16], 8 bits data[15:8], 8 bits data[7:0]

Note: The starting address is a DWORD address. Appending two 0 bits will form the register address.

As an example, the following is a 3 burst sequence, with 1, 2 and 3 DWORDs starting at register addresses 40h, 80h and C0h respectively:

**A5h**, (Burst Sequence Valid Flag)

3h, (number\_of\_bursts)

16{10h, 1h}, (starting\_address1 divided by 4 / count1)

11h, 12h, 13h, 14h, (4 x count1 of data)

16{20h, 2h}, (starting\_address2 divided by 4 / count2)

21h, 22h, 23h, 24h, 25h, 26h, 27h, 28h, (4 x count2 of data)

16{30h, 3h}, (starting\_address3 divided by 4 / count3)

31h, 32h, 33h, 34h, 35h, 36h, 37h, 38h, 39h, 3Ah, 3Bh, 3Ch (4 x count3 of data)

In order to avoid overwriting the Switch CSR interface or PHY Management Interface, the EEPROM Loader waits until the following bits are cleared before performing any register write:

• CSR Busy (CSR\_BUSY) bit of the Switch Fabric CSR Interface Command Register (SWITCH\_CSR\_CMD)

• MII Busy (MIIBZY) bit of the PHY Management Interface Access Register (PMI\_ACCESS)

The EEPROM Loader checks that the EEPROM address space is not exceeded. If so, it will stop and set the EEPROM Loader Address Overflow (LOADER\_OVERFLOW) bit in the EEPROM Command Register (E2P\_CMD). The address limit is based on the eeprom\_size\_strap which specifies a range of sizes. The address limit is set to the largest value of the specified range.

### 12.4.6 EEPROM LOADER FINISHED WAIT-STATE

Once finished with the last burst, the EEPROM Loader will go into a wait-state and the EEPROM Controller Busy (EPC\_BUSY) bit of the EEPROM Command Register (E2P\_CMD) will be cleared. This can optionally generate an interrupt.

## 12.5 I<sup>2</sup>C Master EEPROM Controller Registers

This section details the directly addressable I<sup>2</sup>C Master EEPROM Controller related System CSRs. These registers should only be used if an EEPROM has been connected to the device. For an overview of the entire directly addressable register map, refer to Section 5.0, "Register Map," on page 46.

## TABLE 12-5: I<sup>2</sup>C MASTER EEPROM CONTROLLER REGISTERS

Address	Register Name (SYMBOL)
1B4h	EEPROM Command Register (E2P_CMD)
1B8h	EEPROM Data Register (E2P_DATA)

## 12.5.1 EEPROM COMMAND REGISTER (E2P\_CMD)

Offset: 1B4h Si	ze: 32 bits
-----------------	-------------

This read/write register is used to control the read and write operations of the serial EEPROM.

Bits		Description	Туре	Default
31	When a MAND 1 This bit a read, Data Re not be r and an EEPRC	<b>PM Controller Busy (EPC_BUSY)</b> 1 is written into this bit, the operation specified in the EPC_COM- field of this register is performed at the specified EEPROM address. will remain set until the selected operation is complete. In the case of this indicates that the Host can read valid data from the EEPROM egister (E2P_DATA). The E2P_CMD and E2P_DATA registers should nodified until this bit is cleared. In the case where a write is attempted EEPROM is not present, the EPC_BUSY bit remains set until the DM Controller Timeout (EPC_TIMEOUT) bit is set. At this time the USY bit is cleared.	R/W SC	0Ь
	Note:	EPC_BUSY is set immediately following power-up, or pin reset, or DIGITAL_RST reset. After the EEPROM Loader has finished loading, the EPC_BUSY bit is cleared. Refer to chapter Section 12.4, "EEPROM Loader," on page 357 for more information.		

Bits			Description		Туре	Default
30:28	<b>EEPROM Controller Command (EPC_COMMAND)</b> This field is used to issue commands to the EEPROM controller. The EEPROM controller will execute a command when the EPC_BUSY bit is set. A new command must not be issued until the previous command completes. The field is encoded as follows:			R/W	000b	
	[30]	[30] [29] [28] Operation				
	0	0	0	READ		
	0	0	1	RESERVED		
	0	1	0	RESERVED		
	0	1	1	WRITE		
	1	0	0	RESERVED		
	1	0	1	RESERVED		
	1	1	0	RESERVED		
	1	1	1	RELOAD		
	DRESS bit field. T (E2P_DATA). WRITE (Write L If erase/write oper	The result of the <b></b>	read is available in ed in the EEPROI gister (E2P_DATA	Cation pointed to by the EPC_AD- in the EEPROM Data Register M, this command will cause the a) to be written to the EEPROM		
	A5h is not found in un-programmed a a successful load.	ROM Loader to n the first address nd the RELOAD Following this c ( (READY) bit in	eload the device f s of the EEPRON operation will fail ommand, the devi the Hardware Co	from the EEPROM. If a value of I, the EEPROM is assumed to be . The CFG_LOADED bit indicates ice will enter the not ready state. nfiguration Register (HW_CFG) complete.		
27:19	RESERVED				RO	-
18	This bit indicate	s that the EEP	ROM Loader trie	<b>DER_OVERFLOW)</b> ed to read past the end of the onfigured EEPROM data.	RO	0b
	This bit is cleare command, or a			is restarted with a RELOAD		

Bits	Description	Туре	Default
17	EEPROM Controller Timeout (EPC_TIMEOUT) This bit is set when a timeout occurs, indicating the last operation was unsuc- cessful. If an EEPROM WRITE operation is performed and no response is received from the EEPROM within 30 ms, the EEPROM controller will time- out and return to its idle state. This bit is also set if the EEPROM fails to respond with the appropriate ACKs, if the EEPROM slave device holds the clock low for more than 30 ms, if the I2C bus is not acquired within 1.92 seconds , or if an unsupported EPC_COMMAND is attempted.	R/WC	Ob
	This bit is cleared when written high.		
16	<b>Configuration Loaded (CFG_LOADED)</b> When set, this bit indicates that a valid EEPROM was found and the EEPROM Loader completed normally. This bit is set upon a successful load. It is cleared on power-up, pin and DIGITAL_RST resets, or at the start of a RELOAD.	R/WC	Ob
	This bit is cleared when written high.		
15:0	<b>EEPROM Controller Address (EPC_ADDRESS)</b> This field is used by the EEPROM Controller to address a specific memory location in the serial EEPROM. This address must be byte aligned.	R/W	0000h

## 12.5.2 EEPROM DATA REGISTER (E2P\_DATA)

Offset:	1B8h	Size:	32 bits
0		0.201	

This read/write register is used in conjunction with the EEPROM Command Register (E2P\_CMD) to perform read and write operations with the serial EEPROM.

Bits	Description	Туре	Default
31:8	RESERVED	RO	-
7:0	<b>EEPROM Data (EEPROM_DATA)</b> This field contains the data read from or written to the EEPROM.	R/W	00h

## 13.0 MII DATA INTERFACES

This chapter describes the interconnect paths between the various modules including the 3-port Switch Fabric, the device pins and the Physical PHYs. MII/RMII timing is also detailed in Section 13.4, "Switch Fabric Timing Requirements".

## 13.1 Port 0 Data Path

The MII Data Interface is used to connect the Switch Fabric port to the external pins, to select between PHY and MAC modes and to emulate an RMII/MII PHY or MAC.

### 13.1.1 PORT 0 MII MAC MODE

When operating in MII MAC mode, the Switch Fabric MAC output signals are routed to the device's MII output pins (P0\_OUTD[3:0], P0\_OUTER and P0\_OUTDV). The Switch Fabric MAC inputs are sourced from the MII input pins (P0\_IND[3:0], P0\_INDV, P0\_INER, P0\_COL, P0\_CRS, P0\_OUTCLK and P0\_INCLK). MII MAC mode can operate at up to 200 Mbps with the speed determined by the PHY's clock rate.

## 13.1.2 PORT 0 RMII MAC MODE

When operating in RMII MAC mode, the MII Data Interface mimics the operation of an RMII MAC and is used when interfacing to an external PHY that does not support the full MII interface. The RMII interface uses a subset of the MII pins. The P0\_OUTD[1:0], P0\_OUTDV, P0\_IND[1:0], P0\_INDV and P0\_REFCLK pins are the only MII pins used to communicate with the external PHY in this mode. RMII MAC mode operates at 10 or 100 Mbps.

### 13.1.2.1 Reference Clock Selection

The 50 MHz RMII reference clock can be selected from either the **P0\_REFCLK** pin input or the internal 50 MHz clock. The choice is based on the setting of the RMII Clock Direction bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x). A low selects **P0\_REFCLK** and a high selects the internal 50 MHz clock. The high setting also enables **P0\_REFCLK** as an output to be used as the reference clock to the PHY.

#### 13.1.2.2 Clock Drive Strength

When **P0\_REFCLK** is configured as an output via the RMII Clock Direction bit of the Port x Virtual PHY Special Control/ Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x), its drive strength is based on the setting of the RMII/Turbo MII Clock Strength bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STA-TUS\_x). A low selects 12 mA, a high selects 16 mA.

### 13.1.3 PORT 0 MII PHY MODE

When operating in MII PHY mode, the MII Data Interface mimics the operation of an MII PHY by supplying the RX and TX clocks, creating the CRS and COL signals and optionally looping back the MII transmissions. It also provides the collision test function for the external MII pins or Switch Fabric and can loop back the Switch Fabric's transmissions. MII PHY mode can operate at up to 200 Mbps (Turbo mode).

The MII pins P0\_INCLK, P0\_OUTCLK, P0\_COL and P0\_CRS, which are inputs when in MII MAC mode, are outputs when in MII PHY mode.

### 13.1.3.1 Isolate

When in MII PHY mode, if the Isolate (VPHY\_ISO) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BA-SIC\_CTRL\_x) is set, MII data path output pins are three-stated, the pull-ups and pull-downs are disabled and the MII data path input pins are ignored (disabled into the non-active state and powered down). Setting the Isolate (VPHY\_ISO) bit does not cause isolation of the MII management pins and does not affect MII MAC mode.

### 13.1.3.2 Turbo Operation

Turbo (200 Mbps) operation is facilitated in MII PHY mode via the Turbo Mode Enable bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x). When set, this bit changes the data rate of the MII PHY from 100 Mbps to 200 Mbps. The Speed Select LSB (VPHY\_SPEED\_SEL\_LSB) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) toggles between 10 and 200 Mbps operation when Turbo Mode Enable is set.

## 13.1.3.3 Clock Drive Strength

When operating at 200 Mbps (Turbo mode), the drive strength of **P0\_INCLK** and **P0\_OUTCLK** pins is selected based on the setting of the RMII/Turbo MII Clock Strength bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x). A low selects 12 mA, a high selects 16 mA. When operating at 10 or 100 Mbps, the drive strength is fixed at 12 mA.

## 13.1.3.4 Signal Quality Error (SQE) Heartbeat Test

The SQE\_HEARTBEAT signal, observable on the P0\_COL pin, is generated in 10 Mbit half-duplex mode in response to a transmission from the external MAC. At 0.6  $\mu$ s to 1.6  $\mu$ s (1.0  $\mu$ s nominal) following the de-assertion of P0\_INDV, SQE\_HEARTBEAT is set active for 0.5  $\mu$ s to 1.5  $\mu$ s (5 to 15 bit times) (1.0  $\mu$ s nominal). This test is disabled via the SQEOFF bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x).

## 13.1.3.5 Collision Test

Two forms of collision testing are available: External MAC collision testing and Switch Fabric collision testing.

External MAC collision testing is enabled when the Collision Test (VPHY\_COL\_TEST) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set. In this test mode, any transmissions from the external MAC will result in collision signaling to the external MAC via the P0\_COL pin.

Switch Fabric collision testing is enabled when the Switch Collision Test bit of the Port x Virtual PHY Special Control/ Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) is set. In this test mode, any transmissions from the Switch Fabric will result in the assertion of the internal collision signal to the Switch Fabric Port 0. Switch Fabric collision testing occurs regardless of the setting of the Isolate (VPHY\_ISO) bit.

## 13.1.3.6 Loopback

Two forms of loopback testing are available: External MAC loopback and Switch Fabric loopback.

External MAC loopback is enabled when the Loopback (VPHY\_LOOPBACK) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set. Transmissions from the external MAC are not sent to the Switch Fabric and are not used for purposes of signaling data valid, collision or carrier sense to the Switch Fabric. Instead, they are looped back onto the receive path. Transmissions from the Switch Engine are ignored and are not used for purposes of signaling data valid, collision or carrier sense to the switch Fabric. Instead, they are looped back onto the receive path. Transmissions from the Switch Engine are ignored and are not used for purposes of signaling data valid, collision or carrier sense on the MII pins. The collision output to the external MAC (via P0\_COL) is not generated unless the Collision Test (VPHY\_COL\_TEST) bit is set. The SQE\_HEARTBEAT signal does not drive the collision output (via P0\_COL) during External MAC loopback but can drive it during Switch Fabric loopback. The carrier sense output on the P0\_CRS pin is only based on the transmit enable from the external MAC (via the P0\_INDV pin).

Switch Fabric loopback is enabled when the Switch Loopback bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) is set. Transmissions from the Switch Fabric are not sent to the external MAC and are not used for purposes of signaling data valid, collision or carrier sense to the MII pins. Instead, they are looped back internally onto the receive path. Transmissions from the external MAC are ignored and are not used for purposes of data valid, collision or carrier sense to the Switch Engine. The collision signal to the Switch Fabric is not generated unless the Switch Collision Test bit is set. The carrier sense signal is only based on the transmit enable from the Switch Fabric. Switch Fabric loopback occurs regardless of the setting of the Isolate (VPHY\_ISO) bit.

## 13.1.4 PORT 0 RMII PHY MODE

When operating in RMII PHY mode, the MII Data Interface mimics the operation of an RMII PHY and is used when interfacing to an external MAC that does not support the full MII interface. The RMII interface uses a subset of the MII pins. The P0\_OUTD[1:0], P0\_OUTDV, P0\_IND[1:0], P0\_INDV and P0\_REFCLK pins are the only MII pins used to communicate with the external MAC in this mode. This mode provides loopback test capabilities for the Switch Fabric and external MAC, as well as collision testing for the Switch Fabric.

**Note:** The RMII standard does not support collision testing for the external MAC.

### 13.1.4.1 Isolate

When in RMII PHY mode, if the Isolate (VPHY\_ISO) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BA-SIC\_CTRL\_x) is set, RMII data path output pins are three-stated, the pull-ups and pull-downs are disabled and the RMII data path input pins are ignored (disabled into the non-active state and powered down). Setting the Isolate (VPHY\_ISO) bit does not cause isolation of the MII management pins and does not affect RMII MAC mode.

## 13.1.4.2 Reference Clock Selection

The 50 MHz RMII reference clock can be selected from either the **P0\_REFCLK** pin input or the internal 50 MHz clock. The choice is based on the setting of the RMII Clock Direction bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x). A low selects **P0\_REFCLK** and a high selects the internal 50 MHz clock. The high setting also enables **P0\_REFCLK** as an output to be used as the reference clock to the MAC.

#### 13.1.4.3 Clock Drive Strength

When **P0\_REFCLK** is configured as an output via the RMII Clock Direction bit of the Port x Virtual PHY Special Control/ Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x), its drive strength is based on the setting of the RMII/Turbo MII Clock Strength bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STA-TUS\_x). A low selects 12 mA, a high selects 16 mA.

### 13.1.4.4 Signal Quality Error (SQE) Heartbeat Test

The SQE\_HEARTBEAT signal is not generated when operating in RMII PHY mode. The SQEOFF bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) has no effect when operating in RMII PHY mode.

### 13.1.4.5 Collision Test

External MAC collision testing is not available when operating in the RMII PHY mode. The Collision Test (VPHY\_COL\_TEST) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) has no effect on system operation in RMII PHY mode.

Switch Fabric collision testing is available and is enabled when the Switch Collision Test bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) is set. In this test mode, any transmissions from the Switch Fabric will result in the assertion of an internal collision signal to the Switch Fabric Port 0. Switch Fabric collision test occurs regardless of the setting of the Isolate (VPHY\_ISO) bit.

### 13.1.4.6 Loopback Mode

Two forms of loopback testing are available: External MAC loopback and Switch Fabric loopback.

External MAC loopback is enabled when the Loopback (VPHY\_LOOPBACK) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set. Transmissions from the external MAC are not sent to the Switch Fabric. Instead, they are looped back onto the receive path. Transmissions from the Switch Fabric are ignored.

Switch Fabric loopback is enabled when the Switch Loopback bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) is set. Transmissions from the Switch Fabric are not sent to the external MAC. Instead, they are looped back internally onto the receive path. Transmissions from the external MAC are ignored. An internal collision signal to the Switch Fabric is available and is asserted when the Switch Collision Test bit is set. Switch Fabric loopback occurs regardless of the setting of the Isolate (VPHY\_ISO) bit.

## 13.2 Port 1 Data Path

The MII Data Interface is used to connect the Switch Fabric port to Physical PHY A or the external pins. While connected to the external pins, it is used to select between PHY and MAC modes and to emulate an RMII/MII PHY or MAC.

## 13.2.1 PORT 1 INTERNAL PHY MODE

When operating in Internal PHY mode, the Switch Fabric MAC outputs are routed to internal PHY A. Similarly, the Switch Fabric MAC inputs are sourced from internal PHY A. The duplex of the Switch Fabric MAC is controlled by the PHY.

### 13.2.2 PORT 1 MII MAC MODE

When operating in MII MAC mode, the Switch Fabric MAC output signals are routed to the device's MII output pins (P1\_OUTD[3:0], P1\_OUTER and P1\_OUTDV). The Switch Fabric MAC inputs are sourced from the MII input pins (P1\_IND[3:0], P1\_INDV, P1\_INER, P1\_COL, P1\_CRS, P1\_OUTCLK, and P1\_INCLK). MII MAC mode can operate at up to 200 Mbps with the speed determined by the PHY's clock rate.

## 13.2.3 PORT 1 RMII MAC MODE

When operating in RMII MAC mode, the MII Data Interface mimics the operation of an RMII MAC and is used when interfacing to an external PHY that does not support the full MII interface. The RMII interface uses a subset of the MII pins. The P1\_OUTD[1:0], P1\_OUTDV, P1\_IND[1:0], P1\_INDV and P1\_REFCLK pins are the only MII pins used to communicate with the external PHY in this mode.

### 13.2.3.1 Reference Clock Selection

The 50 MHz RMII reference clock can be selected from either the P1\_REFCLK pin input or the internal 50 MHz clock. The choice is based on the setting of the RMII Clock Direction bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x). A low selects P1\_REFCLK and a high selects the internal 50 MHz clock. The high setting also enables P1\_REFCLK as an output to be used as the reference clock to the PHY.

## 13.2.3.2 Clock Drive Strength

When **P1\_REFCLK** is configured as an output via the RMII Clock Direction bit of the Port x Virtual PHY Special Control/ Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x), its drive strength is based on the setting of the RMII/Turbo MII Clock Strength bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STA-TUS\_x). A low selects 12 mA, a high selects 16 mA.

## 13.2.4 PORT 1 MII PHY MODE

When operating in MII PHY mode, the MII Data Path supplies the RX and TX clocks, creates the CRS and COL signals and optionally loops back the MII or Switch Fabric's transmissions. It also provides the collision test function for the external MII pins or Switch Fabric. MII PHY mode can operate at up to 200 Mbps (Turbo mode).

The MII pins P1\_INCLK, P1\_OUTCLK, P1\_COL, and P1\_CRS, which are inputs when in MII MAC mode, are outputs when in MII PHY mode.

## 13.2.4.1 Isolate

When in MII PHY mode, if the Isolate (VPHY\_ISO) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BA-SIC\_CTRL\_x) is set, MII data path output pins are three-stated, the pull-ups and pull-downs are disabled and the MII data path input pins are ignored (disabled into the non-active state and powered down). Setting the Isolate (VPHY\_ISO) bit does not cause isolation of the MII management pins and does not affect MII MAC mode.

## 13.2.4.2 Turbo Operation

Turbo (200 Mbps) operation is facilitated in MII PHY mode via the Turbo Mode Enable bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x). When set, this bit changes the data rate of the MII PHY from 100 Mbps to 200 Mbps. The Speed Select LSB (VPHY\_SPEED\_SEL\_LSB) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) toggles between 10 and 200 Mbps operation when Turbo Mode Enable is set.

### 13.2.4.3 Clock Drive Strength

When operating at 200 Mbps (Turbo mode), the drive strength of **P1\_INCLK** and **P1\_OUTCLK** pins is selected based on the setting of the RMII/Turbo MII Clock Strength bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x). A low selects 12 mA, a high selects 16 mA. When operating at 10 or 100 Mbps, the drive strength is fixed at 12 mA.

## 13.2.4.4 Signal Quality Error (SQE) Heartbeat Test

The SQE\_HEARTBEAT signal, observable on the P1\_COL pin, is generated in 10 Mbit half-duplex mode in response to a transmission from the external MAC. At 0.6  $\mu$ s to 1.6  $\mu$ s (1.0  $\mu$ s nominal) following the de-assertion of P1\_INDV, SQE\_HEARTBEAT is set active for 0.5  $\mu$ s to 1.5  $\mu$ s (5 to 15 bit times) (1.0  $\mu$ s nominal). This test is disabled via the SQEOFF bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x).

### 13.2.4.5 Collision Test

Two forms of collision testing are available: External MAC collision testing and Switch Fabric collision testing.

External MAC collision testing is enabled when the Collision Test (VPHY\_COL\_TEST) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set. In this test mode, any transmissions from the external MAC will result in collision signaling to the external MAC via the P1\_COL pin.

Switch Fabric collision testing is enabled when the Switch Collision Test bit of the Port x Virtual PHY Special Control/ Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) is set. In this test mode, any transmissions from the Switch Fabric will result in the assertion of the internal collision signal to the Switch Fabric Port 1. Switch Fabric collision testing occurs regardless of the setting of the Isolate (VPHY\_ISO) bit.

## 13.2.4.6 Loopback

Two forms of loopback testing are available: External MAC loopback and Switch Fabric loopback.

External MAC loopback is enabled when the Loopback (VPHY\_LOOPBACK) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set. Transmissions from the external MAC are not sent to the Switch Fabric and are not used for purposes of signaling data valid, collision or carrier sense to the Switch Fabric. Instead, they are looped back onto the receive path. Transmissions from the Switch Engine are ignored and are not used for purposes of signaling data valid, collision or carrier sense to the switch Fabric. Instead, they are looped back onto the receive path. Transmissions from the Switch Engine are ignored and are not used for purposes of signaling data valid, collision or carrier sense on the MII pins. The collision output to the external MAC (via P1\_COL) is not generated unless the Collision Test (VPHY\_COL\_TEST) bit is set. The SQE\_HEARTBEAT signal does not drive the collision output (via P1\_COL) during External MAC loopback but can drive it during Switch Fabric loopback. The carrier sense output on the P1\_CRS pin is only based on the transmit enable from the external MAC (via the P1\_INDV pin).

Switch Fabric loopback is enabled when the Switch Loopback bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) is set. Transmissions from the Switch Fabric are not sent to the external MAC and are not used for purposes of signaling data valid, collision or carrier sense to the MII pins. Instead, they are looped back internally onto the receive path. Transmissions from the external MAC are ignored and are not used for purposes of data valid, collision or carrier sense to the Switch Engine. The collision signal to the Switch Fabric is not generated unless the Switch Collision Test bit is set. The carrier sense signal is only based on the transmit enable from the Switch Fabric. Switch Fabric loopback occurs regardless of the setting of the Isolate (VPHY\_ISO) bit.

## 13.2.5 PORT 1 RMII PHY MODE

When operating in RMII PHY mode, the MII Data Interface mimics the operation of an RMII PHY and is used when interfacing to an external MAC that does not support the full MII interface. The RMII interface uses a subset of the MII pins. The P1\_OUTD[1:0], P1\_OUTDV, P1\_IND[1:0], P1\_INDV and P1\_REFCLK pins are the only MII pins used to communicate with the external MAC in this mode. This mode provides loopback test capabilities for the Switch Fabric and external MAC, as well as collision testing for the Switch Fabric.

**Note:** The RMII standard does not support collision testing for the external MAC.

### 13.2.5.1 Isolate

When in RMII PHY mode, if the Isolate (VPHY\_ISO) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BA-SIC\_CTRL\_x) is set, RMII data path output pins are three-stated, the pull-ups and pull-downs are disabled and the RMII data path input pins are ignored (disabled into the non-active state and powered down). Setting the Isolate (VPHY\_ISO) bit does not cause isolation of the MII management pins and does not affect RMII MAC mode.

### 13.2.5.2 Reference Clock Selection

The 50 MHz RMII reference clock can be selected from either the P1\_REFCLK pin input or the internal 50 MHz clock. The choice is based on the setting of the RMII Clock Direction bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x). A low selects P1\_REFCLK and a high selects the internal 50 MHz clock. The high setting also enables P1\_REFCLK as an output to be used as the reference clock to the MAC.

### 13.2.5.3 Clock Drive Strength

When **P1\_REFCLK** is configured as an output via the RMII Clock Direction bit of the Port x Virtual PHY Special Control/ Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x), its drive strength is based on the setting of the RMII/Turbo MII Clock Strength bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STA-TUS\_x). A low selects 12 mA, a high selects 16 mA.

## 13.2.5.4 Signal Quality Error (SQE) Heartbeat Test

The SQE\_HEARTBEAT signal is not generated when operating in RMII PHY mode. The SQEOFF bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) has no effect when operating in RMII PHY mode.

## 13.2.5.5 Collision Test

External MAC collision testing is not available when operating in the RMII PHY mode. The Collision Test (VPHY\_COL\_TEST) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) has no effect on system operation in RMII PHY mode.

Switch Fabric collision testing is available and is enabled when the Switch Collision Test bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) is set. In this test mode, any transmissions from the Switch Fabric will result in the assertion of an internal collision signal to the Switch Fabric Port 1. Switch Fabric collision test occurs regardless of the setting of the Isolate (VPHY\_ISO) bit.

## 13.2.5.6 Loopback Mode

Two forms of loopback testing are available: External MAC loopback and Switch Fabric loopback.

External MAC loopback is enabled when the Loopback (VPHY\_LOOPBACK) bit of the Port x Virtual PHY Basic Control Register (VPHY\_BASIC\_CTRL\_x) is set. Transmissions from the external MAC are not sent to the Switch Fabric. Instead, they are looped back onto the receive path. Transmissions from the Switch Fabric are ignored.

Switch Fabric loopback is enabled when the Switch Loopback bit of the Port x Virtual PHY Special Control/Status Register (VPHY\_SPECIAL\_CONTROL\_STATUS\_x) is set. Transmissions from the Switch Fabric are not sent to the external MAC. Instead, they are looped back internally onto the receive path. Transmissions from the external MAC are ignored. An internal collision signal to the Switch Fabric is available and is asserted when the Switch Collision Test bit is set. Switch Fabric loopback occurs regardless of the setting of the Isolate (VPHY\_ISO) bit.

## 13.3 Port 2 Data Path

The MII Data Interface is used to connect the Switch Fabric port to Physical PHY B.

## 13.3.1 PORT 2 INTERNAL PHY MODE

When operating in Internal PHY mode, the Switch Fabric MAC outputs are routed to internal PHY B. Similarly, the Switch Fabric MAC inputs are sourced from internal PHY B. The duplex of the Switch Fabric MAC is controlled by the PHY.

## 13.4 Switch Fabric Timing Requirements

The timing requirements shown below use the notation of  $Px_{to}$  to represent either port 0 or port 1. Depending on the SKU, port 1 pins may not be applicable.

## 13.4.1 MII INTERFACE TIMING (MAC MODE)

This section specifies the MII interface input and output timing when in MAC mode.







TABLE 13-1:	MII OUTPUT TIMING VALUES (MAC MODE)

Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	Px_OUTCLK period	40	-	ns	
t <sub>clkh</sub>	Px_OUTCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>clkl</sub>	Px_OUTCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>val</sub>	Px_OUTD[3:0], Px_OUTER, Px_OUTDV output valid from rising edge of Px_OUTCLK	-	22.0	ns	Note 1
t <sub>hold</sub>	Px_OUTD[3:0], Px_OUTER, Px_OUTDV output hold from rising edge of Px_OUTCLK	0	-	ns	Note 1

Note 1: Timing was designed for system load between 10 pF and 25 pF.





## TABLE 13-2: MII INPUT TIMING VALUES (MAC MODE)


Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	Px_INCLK period	40	-	ns	
t <sub>clkh</sub>	Px_INCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>ciki</sub>	Px_INCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>su</sub>	Px_IND[3:0], Px_INER, Px_INDV setup time to rising edge of Px_INCLK	8.0	-	ns	Note 2
t <sub>hold</sub>	Px_IND[3:0], Px_INER, Px_INDV hold time after rising edge of Px_INCLK	9.0	-	ns	Note 2

Note 2: Timing was designed for system load between 10 pF and 25 pF.

## 13.4.2 MII INTERFACE TIMING (PHY MODE)

This section specifies the MII interface input and output timing when in PHY mode.

## FIGURE 13-3: MII OUTPUT TIMING (PHY MODE)




## TABLE 13-3: MII OUTPUT TIMING VALUES (PHY MODE)

Symbol	Description	Min	Мах	Units	Notes
t <sub>clkp</sub>	Px_OUTCLK period	40	-	ns	
t <sub>clkh</sub>	Px_OUTCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>ciki</sub>	Px_OUTCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>val</sub>	Px_OUTD[3:0], Px_OUTDV output valid from ris- ing edge of Px_OUTCLK	-	28.0	ns	Note 3
t <sub>hold</sub>	Px_OUTD[3:0], Px_OUTDV output hold from ris- ing edge of Px_OUTCLK	10.0	-	ns	Note 3

Note 3: Timing was designed for system load between 10 pF and 25 pF.






## TABLE 13-4: MII INPUT TIMING VALUES (PHY MODE)


Symbol	Description	Min	Мах	Units	Notes
t <sub>clkp</sub>	Px_INCLK period	40	-	ns	
t <sub>clkh</sub>	Px_INCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>clkl</sub>	Px_INCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>su</sub>	Px_IND[3:0], Px_INER, Px_INDV setup time to rising edge of Px_INCLK	9.0	-	ns	Note 4
t <sub>hold</sub>	Px_IND[3:0], Px_INER, Px_INDV hold time after rising edge of Px_INCLK	0	-	ns	Note 4

Note 4: Timing was designed for system load between 10 pF and 25 pF.

## 13.4.3 TURBO MII INTERFACE TIMING (MAC MODE)

This section specifies the Turbo MII interface input and output timing when in MAC mode.






## TABLE 13-5: TURBO MII OUTPUT TIMING VALUES (MAC MODE)

Symbol	Description	Min	Мах	Units	Notes
t <sub>clkp</sub>	Px_OUTCLK period	20	-	ns	
t <sub>clkh</sub>	Px_OUTCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>clkl</sub>	Px_OUTCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>val</sub>	Px_OUTD[3:0], Px_OUTER, Px_OUTDV output valid from rising edge of Px_OUTCLK	-	11.0	ns	Note 5
t <sub>hold</sub>	Px_OUTD[3:0], Px_OUTER, Px_OUTDV output hold from rising edge of Px_OUTCLK	2.0	-	ns	Note 5

Note 5: Timing was designed for system load between 10 pF and 15 pF.






## TABLE 13-6: TURBO MII INPUT TIMING VALUES (MAC MODE)


Symbol	Description	Min	Мах	Units	Notes
t <sub>clkp</sub>	Px_INCLK period	20	-	ns	
t <sub>clkh</sub>	Px_INCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>clkl</sub>	Px_INCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>su</sub>	Px_IND[3:0], Px_INER, Px_INDV setup time to rising edge of Px_INCLK	4.0	-	ns	Note 6
t <sub>hold</sub>	Px_IND[3:0], Px_INER, Px_INDV hold time after rising edge of Px_INCLK	1	-	ns	Note 6

Note 6: Timing was designed for system load between 10 pF and 15 pF.

## 13.4.4 TURBO MII INTERFACE TIMING (PHY MODE)

This section specifies the Turbo MII interface input and output timing when in PHY mode.






## TABLE 13-7: TURBO MII OUTPUT TIMING VALUES (PHY MODE)

Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	Px_OUTCLK period	20	-	ns	
t <sub>clkh</sub>	Px_OUTCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>ciki</sub>	Px_OUTCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>val</sub>	Px_OUTD[3:0], Px_OUTDV output valid from ris- ing edge of Px_OUTCLK	-	14.0	ns	Note 7
t <sub>hold</sub>	Px_OUTD[3:0], Px_OUTDV output hold from ris- ing edge of Px_OUTCLK	2.0	-	ns	Note 7

Note 7: Timing was designed for system load between 10 pF and 15 pF.






## TABLE 13-8: TURBO MII INPUT TIMING VALUES (PHY MODE)

Symbol	Description	Min	Мах	Units	Notes
t <sub>clkp</sub>	Px_INCLK period	20	-	ns	
t <sub>clkh</sub>	Px_INCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>ciki</sub>	Px_INCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>su</sub>	Px_IND[3:0], Px_INER, Px_INDV setup time to rising edge of Px_INCLK	7.0	-	ns	Note 8
t <sub>hold</sub>	Px_IND[3:0], Px_INER, Px_INDV hold time after rising edge of Px_INCLK	0	-	ns	Note 8

Note 8: Timing was designed for system load between 10 pF and 15 pF.

13.4.5 RMII INTERFACE TIMING (MAC MODE)

This section specifies the RMII interface timing when in MAC mode. Both input and output clock modes are specified.



#### **FIGURE 13-9:** RMII CLOCK OUTPUT MODE TIMING (MAC MODE)

Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	Px_OUTCLK period	20	-	ns	
t <sub>clkh</sub>	Px_OUTCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>ciki</sub>	Px_OUTCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>val</sub>	Px_OUTD[1:0], Px_OUTDV output valid from ris- ing edge of Px_OUTCLK	-	14.0	ns	Note 9
t <sub>ohold</sub>	Px_OUTD[1:0], Px_OUTDV output hold from ris- ing edge of Px_OUTCLK	3.0	-	ns	Note 9
t <sub>su</sub>	Px_IND[1:0], Px_INER, Px_INDV setup time to rising edge of Px_INCLK	4.0	-	ns	Note 9
t <sub>ihold</sub>	Px_IND[1:0], Px_INER, Px_INDV input hold time after rising edge of Px_INCLK	1.5	-	ns	Note 9

Note 9: Timing was designed for system load between 10 pF and 25 pF.




FIGURE 13-10: RMII CLOCK INPUT MODE TIMING (MAC MODE)

TABLE 13-10:	RMII CLOCK INPUT MODE TIMING VALUES (MAC MODE	:)
--------------	---	----


Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	Pxx_OUTCLK period	20	-	ns	
t <sub>clkh</sub>	Px_OUTCLK high time	t <sub>clkp</sub> * 0.35	t <sub>clkp</sub> * 0.65	ns	
t <sub>clkl</sub>	Px_OUTCLK low time	t <sub>clkp</sub> * 0.35	t <sub>clkp</sub> * 0.65	ns	
t <sub>oval</sub>	Px_OUTD[1:0], Px_OUTDV output valid from ris- ing edge of Px_OUTCLK	-	14.0	ns	Note 10
t <sub>ohold</sub>	Px_OUTD[1:0], Px_OUTDV output hold from ris- ing edge of Px_OUTCLK	3.0	-	ns	Note 10
t <sub>su</sub>	Px_IND[1:0], Px_INER, Px_INDV setup time to rising edge of Px_INCLK	4.0	-	ns	Note 10
t <sub>ihold</sub>	Px_IND[1:0], Px_INER, Px_INDV input hold time after rising edge of Px_INCLK	1.5	-	ns	Note 10

Note 10: Timing was designed for system load between 10 pF and 25 pF.

## 13.4.6 RMII INTERFACE TIMING (PHY MODE)

This section specifies the RMII interface timing when in PHY mode. Both input and output clock modes are specified.





## TABLE 13-11: RMII CLOCK OUTPUT MODE TIMING VALUES (PHY MODE)

Symbol	Description	Min	Мах	Units	Notes
t <sub>clkp</sub>	Px_OUTCLK period	20	-	ns	
t <sub>clkh</sub>	Px_OUTCLK high time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>clkl</sub>	Px_OUTCLK low time	t <sub>clkp</sub> * 0.4	t <sub>clkp</sub> * 0.6	ns	
t <sub>val</sub>	Px_OUTD[1:0], Px_OUTDV output valid from ris- ing edge of Px_OUTCLK	-	14.0	ns	Note 11
t <sub>ohold</sub>	Px_OUTD[1:0], Px_OUTDV output hold from ris- ing edge of Px_OUTCLK	3.0	-	ns	Note 11
t <sub>su</sub>	Px_IND[1:0], Px_INDV setup time to rising edge of Px_INCLK	4.0	-	ns	Note 11
t <sub>ihold</sub>	Px_IND[1:0], Px_INDV input hold time after ris- ing edge of Px_INCLK	1.5	-	ns	Note 11

Note 11: Timing was designed for system load between 10 pF and 25 pF.




FIGURE 13-12: RMII CLOCK INPUT MODE TIMING (PHY MODE)

Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	Px_OUTCLK period	20	-	ns	
t <sub>clkh</sub>	Px_OUTCLK high time	t <sub>clkp</sub> * 0.35	t <sub>clkp</sub> * 0.65	ns	
t <sub>ciki</sub>	Px_OUTCLK low time	t <sub>clkp</sub> * 0.35	t <sub>clkp</sub> * 0.65	ns	
t <sub>oval</sub>	Px_OUTD[1:0], Px_OUTDV output valid from ris- ing edge of Px_OUTCLK	-	14.0	ns	Note 12
t <sub>ohold</sub>	Px_OUTD[1:0], Px_OUTDV output hold from ris- ing edge of Px_OUTCLK	3.0	-	ns	Note 12
t <sub>su</sub>	Px_IND[1:0], Px_INDV setup time to rising edge of Px_INCLK	4.0	-	ns	Note 12
t <sub>ihold</sub>	Px_IND[1:0], Px_INDV input hold time after ris- ing edge of Px_INCLK	1.5	-	ns	Note 12

Note 12: Timing was designed for system load between 10 pF and 25 pF.

## 14.0 MII MANAGEMENT

## 14.1 Functional Overview

This chapter details the MII management functionality provided by the device, which includes the SMI Slave Controller, the PHY Management Interface (PMI) and the MII Management Multiplexer.

The SMI Slave Controller is used for CPU management of the device via the MII pins and allows CPU access to all system CSRs and the PHY Management Interface (PMI) is used to access the internal PHYs and optional external PHYs, dependent on the mode of operation.

The MII Management Multiplexer is used to direct the connections of the MII management path based on the selected mode of the device.

## 14.2 SMI Slave Controller

The SMI slave controller provides a serial slave interface for an external master to access the device's internal registers. The SMI slave controller uses the same pins and protocol as the IEEE 802.3 MII management function and differs only in that SMI provides access to all internal registers by using a non-standard extended addressing map. The SMI protocol co-exists with the MII management protocol by using the upper half of the PHY address space (16 through 31). All direct and indirect registers can be accessed.

The SMI management mode is selected when the serial\_mngt\_mode\_strap configuration strap is set to 0b.

## 14.2.1 DEVICE INITIALIZATION

Until the device has been initialized to the point where the various configuration inputs are valid, the SMI Slave will not respond to or be affected by any external pin activity.

## 14.2.2 ACCESS DURING AND FOLLOWING POWER MANAGEMENT

During any power management mode other than D0, reads and writes are ignored and the SMI slave interface will not respond to or be affected by any external pin activity.

## 14.2.3 SMI SLAVE COMMAND FORMAT

The MII management protocol is limited to 16-bit data accesses. The protocol is also limited to 5 PHY address bits and 5 register address bits. The SMI frame format can be seen in Table 14-1. The device uses the PHY Address field bits 3:0 as the system register address bits 9:6 and the Register Address field as the system register address bits 5:1. Register Address field bit 0 is used as the upper/lower WORD select. The device requires two back-to-back accesses to each register (with alternate settings of Register Address field bit 0) which are combined to form a 32-bit access. The access may be performed in any order.

**Note:** When accessing the device, the pair of cycles must be atomic. In this case, the first host SMI cycle is performed to the low/high WORD and the second host SMI cycle is performed to the high/low WORD, forming a 32-bit transaction with no cycles to the device in between. With the exception of Register Address field bit 0, all address and control bits must be the same for both 16-bit cycles of a 32-bit transaction.

Input data on the **MDIO** pin is sampled on the rising edge of the **MDC** input clock. Output data is sourced on the **MDIO** pin with the rising edge of the clock. The **MDIO** pin is three-stated unless actively driving read data.

A read or a write is performed using the frame format shown in Table 14-1. All addresses and data are transferred MSB first. Data bytes are transferred little endian. When Register Address bit 0 is 1, bytes 3 & 2 are selected with byte 3 occurring first. When Register Address bit 0 is 0, bytes 1 & 0 are selected with byte 1 occurring first.

### TABLE 14-1:SMI FRAME FORMAT

	Preamble	Start	Op Cod e	PHY Address Note 1	Register Address Note 1	Turn- Around Time Note 2	Data	Idle Note 3
READ	32 1's	01	10	1AAAA 9876	AAAAA 54321	ZO	DDDDDDDDDDDDDDDD 1111110000000000 5432109876543210	Z
WRITE	32 1's	01	01	1AAAA 9876	AAAAA 54321	10	DDDDDDDDDDDDDDDD 1111110000000000 5432109876543210	Z

- **Note 1:** PHY Address bit 4 is 1 for SMI commands. PHY Address 3:0 form system register address bits 9:6. The Register Address field forms the system register address bits 5:1.
- **Note 2:** The turn-around time (TA) is used to avoid contention during a read cycle. For a read, the device drives the second bit of the turn-around time to 0 and then drives the MSB of the read data in the following clock cycle. For a write, the external host drives the first bit of the turn-around time to 1, the second bit of the turn-around time to 0 and then the MSB of the write data in the following clock cycle.
- Note 3: In the IDLE condition, the MDIO output is three-stated and pulled high externally.

#### 14.2.3.1 Read Sequence

In a read sequence, the host sends the 32-bit preamble, 2-bit start of frame, 2-bit op-code, 5-bit PHY Address and the 5-bit Register Address. The next clock is the first bit of the turn-around time in which the device continues to three-state **MDIO**. On the next rising edge of **MDC**, the device drives **MDIO** low. For the next 16 rising edges, the device drives the output data. On the final clock, the device once again three-states **MDIO**.

The host processor is required to perform two consecutive 16-bit reads to complete a single DWORD transfer. No ordering requirements exist. The processor can access either the low or high WORD first, as long as the next read is performed from the other WORD. If a read to the same WORD is performed, the combined data read pair is invalid and should be re-read. This is not a fatal error. The device will simply reset the read counters and restart a new cycle on the next read.

- **Note:** Selected registers are readable as 16-bit registers, as noted in their register descriptions. For these registers, only one 16-bit read may be performed without the need to read the other word.
- **Note:** SMI reads from unused register addresses return all zeros. This differs from unused PHY registers which leave **MDIO** un-driven.

### SPECIAL CSR HANDLING

#### Live Bits

Since data is read serially, in order to prevent the host from reading a potentially changing value (such as a live bit or a counter that spans across two WORDs), 32-bits of register data are latched (registered) at the beginning of the first WORD of a DWORD transfer and held until the end of the second WORD of the DWORD.

#### Change on Read Registers and FIFOs

Any register that is affected by a read operation (e.g. a clear on read bit or FIFO) is updated once the output shift of the second WORD has started. In the event that all bits are not read, the register is still affected and any prior data is lost. It is assumed that the second read is from the same register and opposite WORD. There is no hardware check.

#### Change on Read Live Register Bits

As described above, the current value from a register with live bits (as is the case of any register) is saved before the data is shifted out. Although a hardware event that occurs following the data capture would still update the live bit(s), the live bit(s) will be affected (cleared, etc.) once the output shift has started and the hardware event would be lost. In order to prevent this, the individual CSRs defer the hardware event update until after the read indication.

### SMI READ POLLING FOR INITIALIZATION COMPLETE

Before device initialization or during power management, the SMI slave interface will not return valid data. To determine when the SMI slave is functional, the Byte Order Test Register (BYTE\_TEST) should be polled. Once the correct pattern is read, the interface can be considered functional. At this point, the Device Ready (READY) bit in the Hardware Configuration Register (HW\_CFG) can be polled to determine when the device is fully configured.

Device initialization may finish, or power management may exit, between the two 16-bit halves of a DWORD access, therefore the device may not see both WORD accesses. However, the device cannot be left in a state where it expects another 16-bit read to complete the DWORD cycle. Specific registers may be read during a reset without leaving the device in such a state. These are the Byte Order Test Register (BYTE\_TEST), the Hardware Configuration Register (HW\_CFG), the Power Management Control Register (PMT\_CTRL) and the Reset Control Register (RESET\_CTL).

#### 14.2.3.2 Write Sequence


In a write sequence, the host sends the 32-bit preamble, 2-bit start of frame, 2-bit op-code, 5-bit PHY Address, 5-bit Register Address, 2-bit turn-around time and finally the 16 bits of data. The **MDIO** pin is three-stated throughout the write sequence.

The host processor is required to perform two contiguous 16-bit writes to complete a single DWORD transfer. No ordering requirement exists. The host may access either the low or high WORD first, as long as the next write is performed to the opposite WORD. It is assumed that the second write is to the same register and opposite WORD. There is no hardware check.

Note: The host must not perform SMI writes to unused register addresses. There is no hardware check.

## 14.2.4 SMI TIMING REQUIREMENTS

## FIGURE 14-1: SMI TIMING



### TABLE 14-2: SMI TIMING VALUES

Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	MDC period	400	-	ns	
t <sub>clkh</sub>	MDC high time	160 (80%)	-	ns	
t <sub>clkl</sub>	MDC low time	160 (80%)	-	ns	
t <sub>val</sub>	MDIO output valid from rising edge of MDC	-	300	ns	Note 4
t <sub>ohold</sub>	MDIO output hold from rising edge of MDC	10	-	ns	Note 4
t <sub>su</sub>	MDIO input setup time to rising edge of MDC	10	-	ns	Note 5
t <sub>ihold</sub>	MDIO input hold time after rising edge of MDC	5	-	ns	Note 5

**Note 4:** The SMI slave design changes output data a nominal 4 clocks (100MHz) maximum and a nominal 2 clocks (100 MHz) minimum following the rising edge of **MDC**.

Note 5: The SMI slave design samples input data using the rising edge of MDC.

## 14.3 PHY Management Interface (PMI)

The PMI provides an parallel to serial interface used to access the internal Physical PHYs as well as the external PHYs on the MII pins (in MAC modes).

### 14.3.1 PMI SLAVE COMMAND FORMAT

The PMI operates at 2.5 MHz and implements the IEEE 802.3 management protocol, providing read/write commands for PHY configuration.

A read or write is performed using the frame format shown in Table 14-3. All addresses and data are transferred MSB first. Data bytes are transferred little endian.

TABLE 14-3: MII MANAGEMENT FRAME FORMAT

	Preamble	Start	Op Code	PHY Address	Register Address	Turn- Around Time <sub>Note 6</sub>	Data	Idle Note 7
READ	32 1's	01	10	AAAA	RRRRR	Z0	DDDDDDDDDDDDDDD	Z
WRITE	32 1's	01	01	AAAAA	RRRRR	10	DDDDDDDDDDDDDDD	Z

- **Note 6:** The turn-around time (TA) is used to avoid bus contention during a read cycle. For a read, the external PHY drives the second bit of the turn-around time to 0 and then drives the MSB of the read data in the following cycle. For a write, the device drives the first bit of the turn-around time to 1, the second bit of the turn-around time to 0 and then the MSB of the write data in the following clock cycle.
- Note 7: In the IDLE condition, the P0\_MDIO output is three-stated and pulled high externally. P0\_MDC is driven.

## 14.3.2 PHY REGISTER HOST ACCESS


The PHY Management Interface (PMI) is used by the Host to access the internal Physical PHYs as well as the external PHYs on the MII pins (in MAC modes).

## 14.3.3 EEPROM LOADER PHY REGISTER ACCESS

The PHY Management Interface Access Register (PMI\_ACCESS) and PHY Management Interface Data Register (PMI\_DATA) are accessible as part of the Register Data burst sequence of the EEPROM Loader. Refer to Section 12.4, "EEPROM Loader," on page 357 for additional information.

## 14.3.4 PMI TIMING REQUIREMENTS

## FIGURE 14-2: PMI TIMING



### TABLE 14-4: PMI TIMING VALUES

Symbol	Description	Min	Max	Units	Notes
t <sub>clkp</sub>	MDC period	400	-	ns	Note 8
t <sub>clkh</sub>	MDC high time	180 (90%)	-	ns	Note 8
t <sub>ciki</sub>	MDC low time	180 (90%)	-	ns	Note 8
t <sub>val</sub>	MDIO output valid from rising edge of MDC	-	250	ns	Note 9
t <sub>ohold</sub>	MDIO output hold from rising edge of MDC	50	-	ns	Note 9
t <sub>su</sub>	MDIO input setup time to rising edge of MDC	70	-	ns	Note 10
t <sub>ihold</sub>	MDIO input hold time after rising edge of MDC	0	-	ns	Note 10

**Note 8:** The PMI design outputs a nominal 400 ns clock with a 50/50 duty cycle.

**Note 9:** The PMI design changes output data a nominal 120 ns following the rising edge of MDC.

Note 10: The PMI design samples input data a nominal 40 ns prior to the rising edge of MDC.

## 14.3.5 PHY MANAGEMENT INTERFACE (PMI) REGISTERS

The directly addressable PMI registers are used to indirectly access the Physical PHY registers. Refer to Section 9.2.20, "Physical PHY Registers," on page 124 for additional information on the PHY registers.

## TABLE 14-5:PMI REGISTERS

ADDRESS	Register Name (SYMBOL)			
0A4h	PHY Management Interface Data Register (PMI_DATA)			
0A8h	PHY Management Interface Access Register (PMI_ACCESS)			

## 14.3.5.1 PHY Management Interface Data Register (PMI\_DATA)

Offset:	0A4h	Size:	32 bits
Offset:	0A4h	Size:	32 bits

This register is used in conjunction with the PHY Management Interface Access Register (PMI\_ACCESS) to perform read and write operations to the PHYs.

Bits		Description		Default
31:16	RESER	VED	RO	-
15:0	operation operation	a Id contains the value read from or written to the PHYs. For a write on, this register should be first written with the desired data. For a read on, the PMI_ACCESS register is first written and once the command ed, this register will contain the return data.	R/W	0000h
	Note: Upon a read, the value returned depends on the MII Write bit (MIIWnR) in the PHY Management Interface Access Register (PMI_ACCESS). If MIIWnR is 0, the data is from the PHY. If MIIWnR is 1, the data is the value that was last written into this register.			
	Note:	The EEPROM Loader can only perform register write operations.		

## 14.3.5.2 PHY Management Interface Access Register (PMI\_ACCESS)

Offset:	0A8h	Size:	32 bits
Offset:	UA8h	Size:	32 Dits

This register is used to control the management cycles to the PHYs. A PHY access is initiated when this register is written. This register is used in conjunction with the PHY Management Interface Data Register (PMI\_DATA) to perform read and write operations to the PHYs.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:11	PHY Address (PHY_ADDR) These bits select the PHY device being accessed. Refer to Section 9.1.1, "PHY Addressing," on page 98 for information on PHY address assignments.	R/W	00000b
	<b>Note:</b> The EEPROM Loader can only perform register write operations.		
10:6	MII Register Index (MIIRINDA) These bits select the desired MII register in the PHY. Refer to Section 9.2.20, "Physical PHY Registers," on page 124 for detailed descriptions on all PHY registers.	R/W	00000b
	<b>Note:</b> The EEPROM Loader can only perform register write operations.		
5:2	RESERVED	RO	-
1	<b>MII Write (MIIWnR)</b> Setting this bit informs the PHY that the access will be a write operation using the PHY Management Interface Data Register (PMI_DATA). If this bit is cleared, the access will be a read operation, returning data into the PHY Management Interface Data Register (PMI_DATA).	R/W	ОЬ
	<b>Note:</b> The EEPROM Loader can only perform register write operations.		
	<b>Note:</b> The EEPROM Loader typically only performs PMI write operations since it can not read registers.		
0	<b>MII Busy (MIIBZY)</b> This bit must be read as 0 before writing to the PHY Management Interface Data Register (PMI_DATA) or PHY Management Interface Access Register (PMI_ACCESS) registers. This bit is automatically set when this register is written. During a PHY register access, this bit will be set, signifying a read or write access is in progress. This is a self-clearing (SC) bit that will return to 0 when the PHY register access has completed.	RO SC	Ob
	During a PHY register write, the PHY Management Interface Data Register (PMI_DATA) must be kept valid until this bit has cleared.		
	During a PHY register read, the PHY Management Interface Data Register (PMI_DATA) register is valid after this bit has cleared.		
	Note: The EEPROM Loader contains logic which directly checks this bit.		

## 14.4 MII Management Multiplexer

The MII Management Multiplexer is used to direct the MII management path connections. One master is connected to the slaves dependent on the selected management mode. The MII Management Multiplexer also performs the multiplexing of the read data signals from the slaves and controls the output enable of the MII pins.

## 14.4.1 PORT 0 MANAGEMENT PATH CONFIGURATIONS

Port 0 can be configured into the following modes of operation:


- Port 0 MAC Mode SMI Managed
- Port 0 MAC Mode SMI Managed Device Initialization
- Port 0 PHY Mode SMI Managed
- Port 0 PHY Mode SMI Managed Device Initialization
- Port 0 MAC Mode I2C Managed
- Port 0 PHY Mode I2C Managed

## 14.4.1.1 Port 0 MAC Mode SMI Managed

In this mode, Physical PHYs A and B and the SMI slave block are accessed via an external master attached to the Port 0 MII/RMII pins. The Virtual PHY 0 parallel interface is accessible via the SMI slave and the EEPROM Loader. However, this block is not used in this mode. The PMI parallel interface is accessible via the SMI slave and the EEPROM Loader. However, this block is not used in this mode once device initialization is complete.

Figure 14-3 details the MII Mode Multiplexer management path connections for this mode.

## FIGURE 14-3: MII MUX MANAGEMENT PATH CONNECTIONS - MAC MODE SMI MANAGED




## 14.4.1.2 Port 0 MAC Mode SMI Managed - Device Initialization

In this mode, during device initialization, Physical PHYs A and B are accessed by the PMI. The SMI slave block is accessed via an external master attached to the Port 0 MII/RMII pins. The Virtual PHY 0 parallel interface is accessible via the EEPROM Loader. However, this block is not used in this mode. The PMI parallel interface is accessible via the EEPROM Loader. The EEPROM Loader may access PHYs A and B through the PMI registers.

Figure 14-4 details the MII Mode Multiplexer management path connections for this mode.

### FIGURE 14-4: MII MUX MANAGEMENT PATH CONNECTIONS - MAC MODE SMI MANAGED -DEVICE INITIALIZATION




## 14.4.1.3 Port 0 PHY Mode SMI Managed

In this mode, Physical PHYs A and B, Virtual PHY 0 and the SMI slave block are accessed via an external master attached to the Port 0 MII pins. The Virtual PHY 0 parallel interface is accessible via the SMI slave and the EEPROM Loader. The PMI parallel interface is accessible via the SMI slave and the EEPROM Loader. However, this block is not used in this mode once device initialization is complete.

Figure 14-5 details the MII Mode Multiplexer management path connections for this mode.

### FIGURE 14-5: MII MUX MANAGEMENT PATH CONNECTIONS - PHY MODE SMI MANAGED




### 14.4.1.4 Port 0 PHY Mode SMI Managed - Device Initialization

During device initialization, Physical PHYs A and B are accessed by the PMI. Virtual PHY 0 and the SMI slave block are accessed via an external master attached to the Port 0 MII pins. The Virtual PHY 0 parallel interface is accessible via the EEPROM Loader. The PMI parallel interface is accessible via the EEPROM Loader. The EEPROM Loader may access PHYs A and B through the PMI registers.

Figure 14-6 details the MII Mode Multiplexer management path connections for this mode.

## FIGURE 14-6: MII MUX MANAGEMENT PATH CONNECTIONS - PHY MODE SMI MANAGED - DEVICE INITIALIZATION




### 14.4.1.5 Port 0 MAC Mode I<sup>2</sup>C Managed

In this mode, Physical PHYs A and B and the external PHY attached to the Port 0 MII pins are accessed by the PMI. The PMI parallel interface is accessible via the  $l^2C$  slave and the EEPROM Loader. The EEPROM Loader may access PHYs A and B, as well as the external PHY, through the PMI registers. The Virtual PHY 0 parallel interface is accessible via the SMI slave and the EEPROM Loader. However, this block is not used in this mode.

Figure 14-7 details the MII Mode Multiplexer management path connections for this mode.

## FIGURE 14-7: MII MUX MANAGEMENT PATH CONNECTIONS - MAC MODE I<sup>2</sup>C MANAGED




### 14.4.1.6 Port 0 PHY Mode I<sup>2</sup>C Managed

In this mode, Physical PHYs A and B are accessed via the PMI. Virtual PHY 0 is accessed via an external master attached to the Port 0 MII pins. The PMI parallel interface is accessible via the  $I^2C$  slave and the EEPROM Loader. The EEPROM Loader may access PHYs A and B through the PMI registers. The Virtual PHY 0 parallel interface is accessible via the  $I^2C$  slave and the EEPROM Loader.

Figure 14-8 details the MII Mode Multiplexer management path connections for this mode.

### FIGURE 14-8: MII MUX MANAGEMENT PATH CONNECTIONS - PHY MODE I<sup>2</sup>C MANAGED



### 14.4.2 PORT 1 MANAGEMENT PATH CONFIGURATIONS

Port 1 can be configured into the following modes of operation:

- Port 1 Internal PHY Mode I2C or SMI Managed
- Port 1 MAC Mode I2C or SMI Managed
- Port 1 PHY Mode I2C or SMI Managed

### 14.4.2.1 Port 1 Internal PHY Mode I<sup>2</sup>C or SMI Managed

In this mode, Virtual PHY 1 is not used. Physical PHY A is managed as explained in the previous section. The Virtual PHY 1 parallel interface is accessible via the  $I^2C$  or SMI slaves and the EEPROM Loader. However, this block is not used in this mode.

### 14.4.2.2 Port 1 MAC Mode I<sup>2</sup>C or SMI Managed

In this mode, Virtual PHY 1 is not used. The external PHY attached to Port 1 may be managed by either the PMI via the Port 0 MII pins (when I<sup>2</sup>C managed) or by the external master attached to the Port 0 MII pins (when SMI managed).

The Virtual PHY 1 parallel interface is accessible via the  $I^2C$  or SMI slaves and the EEPROM Loader. However, this block is not used in this mode.

### 14.4.2.3 Port 1 PHY Mode I<sup>2</sup>C or SMI Managed

In this mode, Virtual PHY 1 is accessed via an external master attached to the Port 1 MII pins. The Virtual PHY 1 parallel interface is accessible via the  $I^2C$  or SMI slaves and the EEPROM Loader.

## 15.0 IEEE 1588

### 15.1 Functional Overview

The device provides hardware support for the IEEE 1588-2008 Precision Time Protocol (PTP), allowing clock synchronization with remote Ethernet devices, packet time stamping, and time driven event generation.

Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

Time stamping is supported on all ports, with an individual PTP Timestamp sub-module connected to each port. Any port may function as a master or a slave clock per the IEEE 1588-2008 specification, and the device as a whole may function as a transparent or boundary clock. Both end-to-end and peer-to-peer link delay mechanisms are supported as are one-step and two-step operations.

A 32-bit seconds and 30-bit nanoseconds tunable clock is provided that is used as the time source for all PTP timestamp related functions. A 1588 Clock Events sub-module provides 1588 Clock comparison based interrupt generation and timestamp related GPIO event generation. GPIO pins can be used to trigger a timestamp capture when configured as an input, or output a signal based on a 1588 Clock Target compare event.

All features of the IEEE 1588 unit can be monitored and configured via their respective configuration and status registers. A detailed description of all 1588 CSRs is included in Section 15.8, "1588 Registers".

### 15.1.1 IEEE 1588-2008

IEEE 1588-2008 specifies a Precision Time Protocol (PTP) used by master and slave clock devices to pass time information in order to achieve clock synchronization. Ten network message types are defined:

- Sync
- Follow Up
- · Delay Req
- Delay\_Resp
- · PDelay Req
- PDelay Resp
- PDelay\_Resp\_Follow\_Up
- Announce
- Signaling
- Management

The first seven message types are used for clock synchronization. Using these messages, the protocol software may calculate the offset and network delay between timestamps, adjusting the slave clock frequency as needed. Refer to the IEEE 1588-2008 protocol for message definitions and proper usage.

A PTP domain is segmented into PTP sub-domains, which are then segmented into PTP communication paths. Within each PTP communication path there is a maximum of one master clock, which is the source of time for each slave clock. The determination of which clock is the master and which clock(s) is(are) the slave(s) is not fixed, but determined by the IEEE 1588-2008 protocol. Similarly, each PTP sub-domain may have only one master clock, referred to as the Grand Master Clock.

PTP communication paths are conceptually equivalent to Ethernet collision domains and may contain devices which extend the network. However, unlike Ethernet collision domains, the PTP communication path does not stop at a network switch, bridge, or router. This leads to a loss of precision when the network switch/bridge/router introduces a variable delay. Boundary clocks are defined which conceptually bypass the switch/bridge/router (either physically or via device integration). Essentially, a boundary clock acts as a slave to an upstream master, and as a master to a down stream slave. A boundary clock may contain multiple ports, but a maximum of one slave port is permitted.

Although boundary clocks solve the issue of the variable delay influencing the synchronization accuracy, they add clock jitter as each boundary clock tracks the clock of its upstream master. Another approach that is supported is the concept of transparent clocks. These devices measure the delay they have added when forwarding a message (the residence time) and report this additional delay either in the forwarded message (one-step) or in a subsequent message (two-step).

The PTP relies on the knowledge of the path delays between the master and the slave. With this information, and the knowledge of when the master has sent the packet, a slave can calculate its clock offset from the master and make appropriate adjustments. There are two methods of obtaining the network path delay. Using the end-to-end method, packets are exchanged between the slave and the master. Any intermediate variable bridge or switch delays are com-

pensated by the transparent clock method described above. Using the round trip time and accounting for the residence time reported, the slave can calculate the mean delay from the master. Each slave sends and receives its own messages and calculates its own delay. While the end-to-end method is the simplest, it does add burden on the master since the master must process packets from each slave in the system. This is amplified when boundary clocks are replaced by transparent clocks. Also, the end-to-end delays must be recalculated if there is a change in the network topology. Using the peer-to-peer method, packets are exchanged only between adjacent master, slaves and transparent clocks. Each peer pair calculates the receive path delay. As time synchronization packets are forwarded between the master and the slave, the transparent clock adds the pre-measured receive path delay into the residence time. The final receiver adds its receive path delay. Using the peer-to-peer method, the full path delay is accounted for without the master having to service each slave. The peer-to-peer method better supports network topology changes since each path delay is kept up-to-date regardless of the port status.

The PTP implementation consists of the following major function blocks:

- PTP Timestamp and Residence Time Correction This block provides time stamping and packet modification functions.
- 1588 Clock

This block provides a tunable clock that is used as the time source for all PTP timestamp related functions.

1588 Clock Events

This block provides clock comparison-based interrupt generation and timestamp related GPIO event generation.

• 1588 GPIOs

This block provides for time stamping GPIO input events and for outputting clock comparison-based interrupt status.

• 1588 Interrupt

This block provides interrupt generation, masking and status.

• 1588 Registers

This block provides contains all configuration, control and status registers.

## 15.2 PTP Timestamp and Residence Time Correction

This sub-module handles all PTP packet tasks related to recording timestamps of packets, accounting for the frame forwarding delay through the switch and inserting timestamps into packets.

Modes supported are:

- · Boundary Clock, master and slave, one-step and two-step, end-to-end or peer-to-peer delay
  - All 1588 packets are to and from the Host MAC (as directed by switch core)
  - Special Host VLAN tagging (via switch core) indicates ingress port and desired egress port
  - RX and TX timestamps saved in registers for S/W
  - RX timestamp stored in packet for ease of retrieval by S/W
  - Egress timestamp of Sync packet inserted on-the-fly for one-step
  - TX timestamp of Delay\_Req packet stored in received Delay\_Resp packet for ease of retrieval
  - Correction Field and ingress timestamp of Pdelay\_Req packet saved in registers for one-step turnaround time
  - Correction Field of Pdelay\_Resp packet automatically calculated and inserted on-the-fly for one-step
  - PTP checksums and Ethernet FCS updated on-the-fly
  - Ingress and egress timestamps corrected for latency
  - Asymmetry corrections
  - Peer delay correction on received Sync packets
- Transparent Clock with Ordinary Clock, master and slave, one-step and two-step, end-to-end or peer-to-peer delay
  - Peer-to-peer received 1588 packets forwarded to Host (peer-to-peer mode) or to other network port (end-toend mode) (as directed by switch core)
  - All other received 1588 packets forwarded to Host and other network port (as directed by switch core)
  - Special Host VLAN tagging (via switch core) indicates ingress port and desired egress port
  - RX and TX timestamps saved in registers for S/W
  - RX timestamp stored in packet for ease of retrieval by S/W
  - Residence time correction on forwarded Sync, Delay\_Req, Pdelay\_Req and Pdelay\_Resp packets ingress timestamp subtracted from Correction Field on receive egress timestamp added to Correction Field on-the-fly during transmit
  - Egress timestamp of Host Sync packet inserted on-the-fly for one-step (for master Ordinary Clock)
  - Correction Field and ingress timestamp of Pdelay\_Req packet saved in registers for one-step turnaround time (peer-to-peer mode)
  - Correction Field of Host Pdelay\_Resp packet automatically calculated and inserted on-the-fly for one-step (peer-to-peer mode)
  - PTP checksums and Ethernet FCS updated on-the-fly
  - Ingress and egress timestamps corrected for latency
  - Asymmetry corrections
  - Peer delay correction on received Sync packets

### Functions include:

- Detecting a PTP packet
  - 802.3/SNAP or Ethernet II encoding
  - Skipping over VLAN tags
  - Ethernet, IPv4 or IPv6 message formats
  - Skipping over IP extension headers
  - Checking the MAC and / or the IP addresses
- · Recording the timestamp of received packets into registers
  - Accounting for the ingress latency
- Recording the timestamp of received packets into the packet and updating the layer 3 checksum and layer 2 FCS fields
  - Accounting for the ingress latency

- · Forwarding or filtering PTP packets as needed to support ordinary, boundary or transparent clock mode
- · Recording the timestamp of transmitted packets into registers
  - Accounting for the egress latency
- Updating the correction field to account for the residence time in the switch and updating the layer 3 checksum and layer 2 FCS
  - Accounting for the peer delay and link asymmetry
- · One-step on-the-fly timestamp insertion for Sync packets and updating the layer 3 checksum and layer 2 FCS
- One-step on-the-fly turnaround time insertion for Pdelay\_Req packets and updating the layer 3 checksum and layer 2 FCS

Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

Three instances of this sub-module are used, one for each switch port. When a switch port is connected to an SoC MAC, the PTP sub-module for that switch port typically would not be configured to operate.

### 15.2.1 RECEIVE FRAME PROCESSING

#### 15.2.1.1 Ingress Time Snapshot

For each Ethernet frame, the receive frame processing detects the SFD field of the frame and temporarily saves the current 1588 Clock value.

#### INGRESS LATENCY

The ingress latency is the amount of time between the start of the frame's first symbol after the SFD on the network medium and the point when the 1588 clock value is internally captured. It is specified by the RX Latency (RX\_LA-TENCY[15:0]) field in the 1588 Port x Latency Register (1588\_LATENCY\_x) and is subtracted from the 1588 Clock value at the detection of the SFD. The setting is used to adjust the internally captured 1588 clock value such that the resultant timestamp more accurately corresponds to the start of the frame's first symbol after the SFD on the network medium.

The ingress latency consists of the receive latency of the PHY, whether internal or external and the latency of the 1588 frame detection circuitry. The value depends on the port mode. Typical values are:

- 100BASE-TX: 285ns
- 100BASE-FX: 231ns plus the receive latency of the fiber transceiver
- 10BASE-T: 1674ns
- 100Mbps MII: 20ns plus any external receive latency
- · 10Mbps MII: 20ns plus any external receive latency
- 200Mbps TMII: 20ns plus any external receive latency
- 100Mbps RMII: 70ns plus any external receive latency
- 10Mbps RMII: 440ns plus any external receive latency

#### 15.2.1.2 1588 Receive Parsing

The 1588 Receive parsing block parses the incoming frame to identify 1588 PTP messages.

Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

The Receive parsing block may be programmed to detect PTP messages encoded in UDP/IPv4, UDP/IPv6 and Layer 2 Ethernet formats via the RX IPv4 Enable (RX\_IPV4\_EN), RX IPv6 Enable (RX\_IPV6\_EN) and RX Layer 2 Enable (RX\_LAYER2\_EN) bits in the 1588 Port x RX Parsing Configuration Register (1588\_RX\_PARSE\_CONFIG\_x).

VLAN tagged and non-VLAN tagged frame formats are supported. Multiple VLAN tags are handled as long as they all use the standard type of 0x8100. Both Ethernet II (type field) and 802.3 (length field) w/ SNAP frame formats are supported.

The following tests are made to determine that the packet is a PTP message.

• MAC Destination Address checking is enabled via the RX MAC Address Enable (RX\_MAC\_ADDR\_EN) in the 1588 Port x RX Parsing Configuration Register (1588\_RX\_PARSE\_CONFIG\_x).

For the Layer 2 message format, the addresses of 01:1B:19:00:00:00 or 01:80:C2:00:00E may be enabled via the 1588 Port x RX Parsing Configuration Register (1588\_RX\_PARSE\_CONFIG\_x). Either address is allowed for Peer delay and non-Peer delay messages.

For IPv4/UDP messages, any of the IANA assigned multicast IP destination addresses for IEEE 1588 (224.0.1.129 and 224.0.1.130 through .132), as well as the IP destination address for the Peer Delay Mechanism (224.0.0.107) may be enabled via the 1588 Port x RX Parsing Configuration Register (1588\_RX\_PARSE\_CON-FIG\_x). These IP addresses map to the 802.3 MAC addresses of 01:00:5e:00:01:81 through 01:00:5e:00:01:84 and 01:00:5e:00:00:6B. Any of these addresses are allowed for Peer delay and non-Peer delay messages.

For IPv6/UDP messages, any of the IANA assigned multicast IP destination addresses for IEEE 1588 (FF0X:0:0:0:0:0:0:0:0:181 and FF0X:0:0:0:0:0:0:182 through :184), as well as the IP destination address for the Peer Delay Mechanism (FF02:0:0:0:0:0:0:6B) may be enabled via the 1588 Port x RX Parsing Configuration Register (1588\_RX\_PARSE\_CONFIG\_x). These IP addresses map to the 802.3 MAC addresses of 33:33:00:00:01:81 through 33:33:00:00:01:84 and 33:33:00:00:00:6B. Any of these addresses are allowed for Peer delay and non-Peer delay messages.

A user defined MAC address defined in the 1588 User MAC Address High-WORD Register (1588\_US-ER\_MAC\_HI) and the 1588 User MAC Address Low-DWORD Register (1588\_USER\_MAC\_LO) may also be individually enabled for the above formats.

• If the Type / Length Field indicates an EtherType then

For the Layer 2 message format, the EtherType must equal 0x88F7.

For IPv4/UDP messages, the EtherType must equal 0x0800.

For IPv6/UDP messages, the EtherType must equal 0x86DD.

• If the Type / Length Field indicates a Length and the next 3 bytes equal 0xAAAA03 (indicating that a SNAP header is present) and the SNAP header has a OUI equal to 0x000000 then

For the Layer 2 message format, the EtherType in the SNAP header must equal 0x88F7.

For IPv4/UDP messages, the EtherType in the SNAP header must equal 0x0800.

For IPv6/UDP messages, the EtherType in the SNAP header must equal 0x86DD.

- For IPv4/UDP messages, the Version field in the IPv4 header must equal 4, the IHL field must be 5 and the Protocol field must equal 17 (UDP) or 51 (AH). IPv4 options are not supported.
- For IPv6/UDP messages, the Version field in the IPv6 header must equal 6 and the Next Header field must equal 17 (UDP) or one of the IPv6 extension header values (0 - Hop-by-Hop Options, 60 - Destination Options, 43 -Routing, 44 - Fragment, 51 - Authentication Header (AH)
- For IPv4/UDP messages, Destination IP Address checking is enabled via the RX IP Address Enable (RX\_IP\_AD-DR\_EN) in the 1588 Port x RX Parsing Configuration Register (1588\_RX\_PARSE\_CONFIG\_x). Any of the IANA assigned multicast IP destination addresses for IEEE 1588 (224.0.1.129 and 224.0.1.130 through .132), as well as the IP destination address for the Peer Delay Mechanism (224.0.0.107) may be enabled via the 1588 Port x RX Parsing Configuration Register (1588\_RX\_PARSE\_CONFIG\_x). Any of these addresses are allowed for Peer delay and non-Peer delay messages.
- For IPv4/UDP if the Protocol field in the fixed header was 51 (AH), the Next Header field is checked for 17 (UDP) and the AH header is skipped.
- For IPv6/UDP if the Next Header field in the fixed header was one of the IPv6 extension header values, the Next Header field in the extension header is checked for 17 (UDP) or one of the IPv6 extension header values. If it is one of the IPv6 extension header values, the process repeats until either a value of 17 (UDP) or a value of 59 (No Next Header) are found or the packet ends.

#### 15.2.1.3 Receive Message Ingress Time Recording

Following the determination of packet format and qualification of the packet as a PTP message above, the PTP header is checked for ALL of the following.

- The messageType field of the PTP header is checked and only those messages enabled via the RX PTP Message Type Enable (RX\_PTP\_MESSAGE\_EN[15:0]) bits in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x) will be have their ingress times saved. Typically Sync, Delay\_Req, PDe-lay\_Req and PDelay\_Resp messages are enabled.
- The versionPTP field of the PTP header is checked against the RX PTP Version (RX\_PTP\_VERSION[3:0]) field in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x). Only those messages with a matching version will be have their ingress times saved. A setting of 0 allows any PTP version.

Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

- If enabled via the RX PTP Domain Match Enable (RX\_PTP\_DOMAIN\_EN) bit in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x), the domainNumber field of the PTP header is checked against the RX PTP Domain (RX\_PTP\_DOMAIN[7:0]) value in the same register. Only those messages with a matching domain will be have their ingress times saved.
- If enabled via the RX PTP Alternate Master Enable (RX\_PTP\_ALT\_MASTER\_EN) bit in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x), the alternateMasterFlag in the flagField of the PTP header is checked and only those messages with an alternateMasterFlag set to 0 will be have their ingress times saved.

At the end of the frame, the frame's FCS and the UDP checksum (for IPv4 and IPv6 formats) are verified. FCS checking can be disabled using the RX PTP FCS Check Disable (RX\_PTP\_FCS\_DIS) bit in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x). UDP checksum checking can be disabled using the RX PTP UDP Checksum Check Disable (RX\_PTP\_UDP\_CHKSUM\_DIS) bit in the same register.

- **Note:** A IPv4 UDP checksum value of 0x0000 indicates that the checksum is not included and is considered a pass. A IPv6 UDP checksum value of 0x0000 is invalid and is considered a fail.
- **Note:** For IPv6, the UDP checksum calculation includes the IPv6 Pseudo header. Part of the IPv6 Pseudo header is the final IPv6 destination address.

If the IPv6 packet does not contain a Routing header, then the final IPv6 destination address is the destination address contained in the IPv6 header.

If the IPv6 packet does contain a Routing header, then the final IPv6 destination address is the address in the last element of the Routing header.

- **Note:** The UDP checksum is calculated over the entire UDP payload as indicated by the UDP length field and not the assumed PTP packet length.
- Note: The UDP checksum calculation does not included layer 2 pad bytes, if any.

If the FCS and checksum tests pass:

- The latency adjusted, 1588 Clock value, saved above at the start of the frame, is recorded into the 1588 Port x RX Ingress Time Seconds Register (1588\_RX\_INGRESS\_SEC\_x) and 1588 Port x RX Ingress Time NanoSeconds Register (1588\_RX\_INGRESS\_NS\_x).
- The messageType and sequenceld fields and 12-bit CRC of the portIdentity field of the PTP header are recorded into the Message Type (MSG\_TYPE), Sequence ID (SEQ\_ID) and Source Port Identity CRC (SRC\_PRT\_CRC) fields of the 1588 Port x RX Message Header Register (1588\_RX\_MSG\_HEADER\_x).

The 12-bit CRC of the portIdentity field is created by using the polynomial of  $X^{12} + X^{11} + X^3 + X^2 + X + 1$ .

• The corresponding maskable 1588 RX Timestamp Interrupt (1588\_RX\_TS\_INT[2:0]) is set in the 1588 Interrupt Status Register (1588\_INT\_STS).

Up to four receive events are saved per port with the count shown in the 1588 RX Timestamp Count (1588\_RX-\_TS\_CNT[2:0]) field in the 1588 Port x Capture Information Register (1588\_CAP\_INFO\_x). Additional events are not recorded. When the appropriate 1588 RX Timestamp Interrupt (1588\_RX\_TS\_INT[2:0]) bit is written as a one to clear, 1588 RX Timestamp Count (1588\_RX\_TS\_CNT[2:0]) will decrement. If there are remaining events, the capture registers will update to the next event and the interrupt will set again.

#### PDELAY REQ INGRESS TIME SAVING

One-step Pdelay\_Resp messages sent by the Host, require their correctionField to be calculated on-the-fly to include the turnaround time between the ingress of the Pdelay\_Req and the egress time of the Pdelay\_Resp.

The 1588 Port x RX Pdelay\_Req Ingress Time Seconds Register (1588\_RX\_PDREQ\_SEC\_x) and the 1588 Port x RX Pdelay\_Req Ingress Time NanoSeconds Register (1588\_RX\_PDREQ\_NS\_x) hold the ingress time of the Pdelay\_Req message.

The 1588 Port x RX Pdelay\_Req Ingress Correction Field High Register (1588\_RX\_PDREQ\_CF\_HI\_x) and the 1588 Port x RX Pdelay\_Req Ingress Correction Field Low Register (1588\_RX\_PDREQ\_CF\_LOW\_x) hold the correctionField of the Pdelay\_Req message.

These registers can be set by S/W prior to sending the Pdelay\_Resp message.

Alternatively, these registers can be updated by the H/W when the Pdelay\_Req message is received. This function is enabled by the Auto Update (AUTO) bit in the 1588 Port x RX Pdelay\_Req Ingress Time NanoSeconds Register (1588\_RX\_PDREQ\_NS\_x) independent from the RX PTP Message Type Enable (RX\_PTP\_MESSAGE\_EN[15:0]) bits.

As above (including all applicable notes):

- The versionPTP and domainNumber fields and alternateMasterFlag in the flagField of the PTP header are checked, if enabled.
  - Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.
- At the end of the frame, the frame's FCS and the UDP checksum (for IPv4 and IPv6 formats) are verified, if enabled.

If all tests pass, then the Pdelay\_Req message information is updated.

#### 15.2.1.4 Ingress Packet Modifications

#### **INGRESS TIME INSERTION INTO PACKETS**

As an alternate to reading the receive time stamp from registers and matching it to the correct frame received in the Host MAC, the saved, latency adjusted, 1588 Clock value can be stored into the packet.

This function is enabled via the RX PTP Insert Timestamp Enable (RX\_PTP\_INSERT\_TS\_EN) and RX PTP Insert Timestamp Seconds Enable (RX\_PTP\_INSERT\_TS\_SEC\_EN) bits in the 1588 Port x RX Timestamp Insertion Configuration Register (1588\_RX\_TS\_INSERT\_CONFIG\_x).

Note: Inserting the ingress time into the packet is an additional, separately enabled, feature verses the Ingress Time Recording described above. The capture registers are still updated as is the appropriate 1588 RX Timestamp Interrupt (1588\_RX\_TS\_INT[2:0]) bit and the 1588 RX Timestamp Count (1588\_RX\_TS\_CNT[2:0]) field.

Following the determination of packet format and qualification of the packet as a PTP message above, the PTP header is checked for ALL of the following.

- The messageType field of the PTP header is checked and only those messages enabled via the RX PTP Message Type Enable (RX\_PTP\_MESSAGE\_EN[15:0]) bits in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x) will be have their ingress times inserted. Typically Sync, Delay\_Req, PDelay\_Req and PDelay\_Resp messages are enabled.
- The versionPTP field of the PTP header is checked against the RX PTP Version (RX\_PTP\_VERSION[3:0]) field in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x). Only those messages with a matching version will be have their ingress times inserted. A setting of 0 allows any PTP version.
- Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.
- **Note:** The domainNumber field and alternateMasterFlag in the flagField of the PTP header are not tested for purpose of ingress time insertion.

The packet is modified as follows:

• The four bytes of nanoseconds are stored at an offset from the start of the PTP header

The offset is specified in RX PTP Insert Timestamp Offset (RX\_PTP\_INSERT\_TS\_OFFSET[5:0]) field in the 1588 Port x RX Timestamp Insertion Configuration Register (1588\_RX\_TS\_INSERT\_CONFIG\_x).

The lowest two bits of the seconds are stored into the upper 2 bits of the nanoseconds.

• If also enabled, bits 3:0 of the seconds are stored into bits 3:0 of a reserved byte in the PTP header. Bits 7:4 are set to zero.

The offset of this reserved byte is specified by the RX PTP Insert Timestamp Seconds Offset (RX\_PT-P\_INSERT\_TS\_SEC\_OFFSET[5:0]) field in the 1588 Port x RX Timestamp Insertion Configuration Register

© 2015 Microchip Technology Inc.

### (1588\_RX\_TS\_INSERT\_CONFIG\_x).

**Note:** For version 2 of IEEE 1588, the four reserved bytes starting at offset 16 should be used for the nanoseconds. The reserved byte at offset 5 should be used for the seconds.

#### DELAY REQUEST EGRESS TIME INSERTION INTO DELAY REPONSE PACKET

Normally, in ordinary clock operation, the egress times of transmitted Delay\_Req packets are saved and read by the Host S/W. To avoid the need to read these timestamps via register access, the egress time of the last transmitted Delay\_Req packet on the port can be inserted into Delay\_Resp packets received on the port.

This function is enabled via the RX PTP Insert Delay Request Egress in Delay Response Enable (RX\_PT-P\_INSERT\_DREQ\_DRESP\_EN) bit in the 1588 Port x RX Timestamp Insertion Configuration Register (1588\_RX-\_TS\_INSERT\_CONFIG\_x).

As with any Ingress Time Insertion, Delay\_Resp messages must be enable in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x) and the RX PTP Insert Timestamp Enable (RX\_PT-P\_INSERT\_TS\_EN) must be set.

**Note:** Inserting the delay request egress time into the packet is an additional, separately enabled, feature verses the Egress Time Recording described above.

As with INGRESS TIME INSERTION INTO PACKETS, above:

• The versionPTP field of the PTP header is checked and the domainNumber field and alternateMasterFlag in the flagField of the PTP header are not checked.

Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

- The four bytes of nanoseconds / 2 bits of seconds are stored at the specified offset of the PTP header.
- Bits 3:0 of the seconds are stored at the specified offset in the PTP header, if enabled.

Effectively, this function is the same as the INGRESS TIME INSERTION INTO PACKETS except that the egress time of the Delay\_Req is inserted instead of the ingress time of the Delay\_Resp.

#### **INGRESS CORRECTION FIELD RESIDENCE TIME ADJUSTMENT**

In order to support one-step transparent clock operation, the residence time delay through the device is accounted for by adjusting the correctionField of certain packets.

This function is enabled per PTP message type via the RX PTP Correction Field Message Type Enable (RX\_PT-P\_CF\_MSG\_EN[15:0]) bits in the 1588 Port x RX Correction Field Modification Register (1588\_RX\_CF\_MOD\_x). Typically the Sync message is enabled for both end-to-end and peer-to-peer transparent clocks, the Delay\_Req, PDelay\_Req and PDelay\_Resp messages are enabled only for end-to-end transparent clocks.

Following the determination of packet format and qualification of the packet as a PTP message above, the PTP header is checked.

- The versionPTP field of the PTP header is checked against the RX PTP Version (RX\_PTP\_VERSION[3:0]) field in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x). Only those messages with a matching version will be have their correction field modified. A setting of 0 allows any PTP version.
  - Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.
  - **Note:** The domainNumber field and alternateMasterFlag in the flagField of the PTP header are not tested for purpose of correction field modification.

The correctionField is modified as follows:

Note: If the original correctionField contains a value of 0x7FFFFFFFFFFFFFFFFFF, it is not modified.

 For Sync packets, the value of the RX Peer Delay (RX\_PEER\_DELAY[15:0]) field in the 1588 Port x Asymmetry and Peer Delay Register (1588\_ASYM\_PEERDLY\_x) (for the particular ingress port) is added to the correction-Field.

This function is used for one-step peer-to-peer transparent clocks. If peer-to-peer transparent clock mode is not being used, the register should be set to zero. If one-step transparent clock mode is not being used, correction field modifications would not be enabled for Sync messages.

• For **Sync** and **Pdelay\_Resp** packets, the value of the Port Delay Asymmetry (DELAY\_ASYM[15:0]) field in the 1588 Port x Asymmetry and Peer Delay Register (1588\_ASYM\_PEERDLY\_x) (for the particular ingress port) is added to the correctionField.

This function is used for one-step transparent clocks. If one-step end-to-end transparent clock mode is not being used, correction field modifications would not be enabled for PDelay\_Resp messages. If one-step transparent clock mode is not being used, correction field modifications would not be enabled for Sync or PDelay\_Resp messages.

- The nanoseconds portion of the ingress time are subtracted from the correctionField.
- Bits 3:0 of the seconds portion of the ingress time are inserted into bits 3:0 of a reserved byte in the PTP header. Bit 7 is set to a one as an indication to the transmitter that residence time correction is being done. Bits 6:4 are set to zero.

The offset of this reserved byte is specified by the RX PTP Insert Timestamp Seconds Offset (RX\_PT-P\_INSERT\_TS\_SEC\_OFFSET[5:0]) field in the 1588 Port x RX Timestamp Insertion Configuration Register (1588\_RX\_TS\_INSERT\_CONFIG\_x).

**Note:** Proper operation of the transmitter portion of the Correction Field Residence Time Adjustment requires that the reserved byte resides after the versionPTP field and before the correctionField.

For version 2 of IEEE 1588, the reserved byte at offset 5 should be used for the seconds.

**Note:** Since the modification of the packet occurs on ingress, any packets that are forwarded to the Host software will also have the ingress time subtracted from the original correctionField. If necessary, the original correctionField can be reconstructed by adding the ingress time.

#### FRAME UPDATING

Frames are modified even if their original FCS or UDP checksum is invalid.

• For IPv4, the UDP checksum is set to 0.

If the original UDP checksum was invalid, a receive symbol error is forced and the 1588 Port x RX Checksum Dropped Count Register (1588\_RX\_CHKSUM\_DROPPED\_CNT\_x) incremented. This can be disabled by the RX PTP Bad UDP Checksum Force Error Disable (RX\_PTP\_BAD\_UDP\_CHKSUM\_-FORCE\_ERR\_DIS) field in the 1588 Port x RX Timestamp Insertion Configuration Register (1588\_RX-\_TS\_INSERT\_CONFIG\_x).

- **Note:** An original UDP checksum value of 0x0000 indicates that the checksum is not included and is considered a pass.
- **Note:** The original UDP checksum is calculated over the entire UDP payload as indicated by the UDP length field and not the assumed PTP packet length.
- **Note:** The original UDP checksum calculation does not included layer 2 pad bytes, if any.
- For IPv6, the two bytes beyond the end of the PTP message are modified so that the original UDP checksum is correct for the modified payload. These bytes are updated by accumulating the differences between the original frame data and the substituted data using the mechanism defined in IETF RFC 1624.

If the original UDP checksum was invalid, a receive symbol error is forced and the 1588 Port x RX Checksum Dropped Count Register (1588\_RX\_CHKSUM\_DROPPED\_CNT\_x) incremented. This can be disabled by the RX PTP Bad UDP Checksum Force Error Disable (RX\_PTP\_BAD\_UDP\_CHKSUM\_-FORCE\_ERR\_DIS) field in the 1588 Port x RX Timestamp Insertion Configuration Register (1588\_RX-\_TS\_INSERT\_CONFIG\_x).

- **Note:** Since the two bytes beyond the end of the PTP message are modified based on the differences between the original frame data and the substituted data, an invalid incoming checksum would always result in an outgoing checksum error.
- **Note:** An original UDP checksum value of 0x0000 is invalid and is considered a fail.
- **Note:** For IPv6, the UDP checksum calculation includes the IPv6 Pseudo header. Part of the IPv6 Pseudo header is the final IPv6 destination address.

If the IPv6 packet does not contain a Routing header, then the final IPv6 destination address is the destination address contained in the IPv6 header.

If the IPv6 packet does contain a Routing header, then the final IPv6 destination address is the address in the last element of the Routing header.

- **Note:** The original UDP checksum is calculated over the entire UDP payload as indicated by the UDP length field and not the assumed PTP packet length.
- Note: The original UDP checksum calculation does not included layer 2 pad bytes, if any.
- **Note:** The two bytes beyond the end of the PTP message are located by using the messageLength field from the PTP header.
- The frame FCS is recomputed.
- If the original FCS was invalid, a bad FCS is forced.
- If the frame has a receive symbol error(s), a receive symbol error indication will be propagated at the same nibble location(s).
  - **Note:** FCS and UDP checksums are only updated if the frame was actually modified. If no modifications are done, the existing FCS and checksums are left unchanged.

#### 15.2.1.5 Ingress Message Filtering

PTP messages can be filtered upon receive. Following the determination of packet format and qualification of the packet as a PTP message above, the PTP header is checked for ANY of the following.

- The messageType field of the PTP header is checked and those messages that have their RX PTP Message Type Filter Enable (RX\_PTP\_MSG\_FLTR\_EN[15:0]) bits in the 1588 Port x RX Filter Configuration Register (1588\_RX-\_FILTER\_CONFIG\_x) set will be filtered. Typically Delay\_Req and Delay\_Resp messages are filtered in peer-topeer transparent clocks.
- The versionPTP field of the PTP header is checked against the RX PTP Version (RX\_PTP\_VERSION[3:0]) field in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x). If the RX PTP Version Filter Enable (RX\_PTP\_VERSION\_FLTR\_EN) bit in the 1588 Port x RX Filter Configuration Register (1588\_RX\_FILTER\_CONFIG\_x) is set, messages with a non-matching version will be filtered. A version setting of 0 allows any PTP version and would not cause filtering.
  - Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.
- If enabled via the RX PTP Domain Filter Enable (RX\_PTP\_DOMAIN\_FLTR\_EN) bit in the 1588 Port x RX Filter Configuration Register (1588\_RX\_FILTER\_CONFIG\_x), messages whose domainNumber field in the PTP header does not match the RX PTP Domain (RX\_PTP\_DOMAIN[7:0]) value in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x) will be filtered.
- If enabled via the RX PTP Alternate Master Filter Enable (RX\_PTP\_ALT\_MASTER\_FLTR\_EN) bit in the 1588 Port x RX Filter Configuration Register (1588\_RX\_FILTER\_CONFIG\_x), messages whose alternateMasterFlag in the flagField of the PTP header is set will be filtered.

At the end of the frame, the frame's FCS and the UDP checksum (for IPv4 and IPv6 formats) are verified. FCS checking can be disabled using the RX PTP FCS Check Disable (RX\_PTP\_FCS\_DIS) bit in the 1588 Port x RX Timestamp Configuration Register (1588\_RX\_TIMESTAMP\_CONFIG\_x). UDP checksum checking can be disabled using the RX PTP UDP Checksum Check Disable (RX\_PTP\_UDP\_CHKSUM\_DIS) bit in the same register.

- **Note:** A IPv4 UDP checksum value of 0x0000 indicates that the checksum is not included and is considered a pass. A IPv6 UDP checksum value of 0x0000 is invalid and is considered a fail.
- **Note:** For IPv6, the UDP checksum calculation includes the IPv6 Pseudo header. Part of the IPv6 Pseudo header is the final IPv6 destination address.

If the IPv6 packet does not contain a Routing header, then the final IPv6 destination address is the destination address contained in the IPv6 header.

If the IPv6 packet does contain a Routing header, then the final IPv6 destination address is the address in the last element of the Routing header.

- **Note:** The UDP checksum is calculated over the entire UDP payload as indicated by the UDP length field and not the assumed PTP packet length.
- **Note:** The UDP checksum calculation does not included layer 2 pad bytes, if any.

If the FCS and checksum tests pass, the frame is filtered by inserting a receive symbol error and the 1588 Port x RX Filtered Count Register (1588 RX FILTERED CNT x) is incremented.

- Note: The MAC will count this as an errored packet.
- **Note:** Message filtering is an additional, separately enabled, feature verses any packet ingress time recording and packet modification. Although these functions typically would not be used together on the same message type.
- 15.2.2 TRANSMIT FRAME PROCESSING
- 15.2.2.1 Egress Time Snapshot

For each Ethernet frame, the transmit frame processing detects the SFD field of the frame and temporarily saves the current 1588 Clock value.

#### EGRESS LATENCY

The egress latency is the amount of time between the point when the 1588 clock value is internally captured and the start of the frame's first symbol after the SFD on the network medium. It is specified by the TX Latency (TX\_LA-TENCY[15:0]) field in the 1588 Port x Latency Register (1588\_LATENCY\_x) and is added to the 1588 Clock value at the detection of the SFD. The setting is used to adjust the internally captured 1588 clock value such that the resultant timestamp more accurately corresponds to the start of the frame's first symbol after the SFD on the network medium.

The egress latency consists of the transmit latency of the PHY, whether internal or external and the latency of the 1588 frame detection circuitry. The value depends on the port mode. Typical values are:

- 100BASE-TX: 95ns
- 100BASE-FX: 68ns plus the transmit latency of the fiber transceiver
- 10BASE-T: 1139ns
- 100Mbps MII: 20ns plus any external transmit latency
- 10Mbps MII: 380ns plus any external transmit latency
- · 200Mbps TMII: Ons plus any external transmit latency
- 100Mbps RMII: 20ns plus any external transmit latency
- 10Mbps RMII: 20ns plus any external transmit latency

#### 15.2.2.2 1588 Transmit Parsing

The 1588 Transmit parsing block parses the outgoing frame to identify 1588 PTP messages.

Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

The Transmit parsing block may be programmed to detect PTP messages encoded in UDP/IPv4, UDP/IPv6 and Layer 2 Ethernet formats via the TX IPv4 Enable (TX\_IPV4\_EN), TX IPv6 Enable (TX\_IPV6\_EN) and TX Layer 2 Enable (TX\_LAYER2\_EN) bits in the 1588 Port x TX Parsing Configuration Register (1588\_TX\_PARSE\_CONFIG\_x).

VLAN tagged and non-VLAN tagged frame formats are supported. Multiple VLAN tags are handled as long as they all use the standard type of 0x8100. Both Ethernet II (type field) and 802.3 (length field) w/ SNAP frame formats are supported.

The following tests are made to determine that the packet is a PTP message.

 MAC Destination Address checking is enabled via the TX MAC Address Enable (TX\_MAC\_ADDR\_EN) in the 1588 Port x TX Parsing Configuration Register (1588\_TX\_PARSE\_CONFIG\_x).

For the Layer 2 message format, the addresses of 01:1B:19:00:00:00 or 01:80:C2:00:00:0E may be enabled via the 1588 Port x TX Parsing Configuration Register (1588\_TX\_PARSE\_CONFIG\_x). Either address is allowed for Peer delay and non-Peer delay messages.

For IPv4/UDP messages, any of the IANA assigned multicast IP destination addresses for IEEE 1588 (224.0.1.129 and 224.0.1.130 through .132), as well as the IP destination address for the Peer Delay Mechanism (224.0.0.107) may be enabled via the 1588 Port x TX Parsing Configuration Register (1588\_TX\_PARSE\_CON-FIG\_x). These IP addresses map to the 802.3 MAC addresses of 01:00:5e:00:01:81 through 01:00:5e:00:01:84 and 01:00:5e:00:00:6B. Any of these addresses are allowed for Peer delay and non-Peer delay messages.

(1588\_TX\_PARSE\_CONFIG\_x). These IP addresses map to the 802.3 MAC addresses of 33:33:00:00:01:81 through 33:33:00:00:01:84 and 33:33:00:00:00:6B. Any of these addresses are allowed for Peer delay and non-Peer delay messages.

A user defined MAC address defined in the 1588 User MAC Address High-WORD Register (1588\_US-ER\_MAC\_HI) and the 1588 User MAC Address Low-DWORD Register (1588\_USER\_MAC\_LO) may also be individually enabled for the above formats.

• If the Type / Length Field indicates an EtherType then

For the Layer 2 message format, the EtherType must equal 0x88F7.

For IPv4/UDP messages, the EtherType must equal 0x0800.

For IPv6/UDP messages, the EtherType must equal 0x86DD.

• If the Type / Length Field indicates a Length and the next 3 bytes equal 0xAAAA03 (indicating that a SNAP header is present) and the SNAP header has a OUI equal to 0x000000 then

For the Layer 2 message format, the EtherType in the SNAP header must equal 0x88F7.

For IPv4/UDP messages, the EtherType in the SNAP header must equal 0x0800.

For IPv6/UDP messages, the EtherType in the SNAP header must equal 0x86DD.

- For IPv4/UDP messages, the Version field in the IPv4 header must equal 4, the IHL field must be 5 and the Protocol field must equal 17 (UDP) or 51 (AH). IPv4 options are not supported.
- For IPv6/UDP messages, the Version field in the IPv6 header must equal 6 and the Next Header field must equal 17 (UDP) or one of the IPv6 extension header values (0 - Hop-by-Hop Options, 60 - Destination Options, 43 -Routing, 44 - Fragment, 51 - Authentication Header (AH)
- For IPv4/UDP messages, Destination IP Address checking is enabled via the TX IP Address Enable (TX\_IP\_AD-DR\_EN) in the 1588 Port x TX Parsing Configuration Register (1588\_TX\_PARSE\_CONFIG\_x). Any of the IANA assigned multicast IP destination addresses for IEEE 1588 (224.0.1.129 and 224.0.1.130 through .132), as well as the IP destination address for the Peer Delay Mechanism (224.0.0.107) may be enabled via the 1588 Port x TX Parsing Configuration Register (1588\_TX\_PARSE\_CONFIG\_x). Any of these addresses are allowed for Peer delay and non-Peer delay messages.
- For IPv6/UDP messages, Destination IP Address checking is enabled via the TX IP Address Enable (TX\_IP\_AD-DR\_EN) in the 1588 Port x TX Parsing Configuration Register (1588\_TX\_PARSE\_CONFIG\_x). Any of the IANA assigned multicast IP destination addresses for IEEE 1588 (FF0X:0:0:0:0:0:0:0:181 and FF0X:0:0:0:0:0:0:182 through :184), as well as the IP destination address for the Peer Delay Mechanism (FF02:0:0:0:0:0:0:0:6B) may be enabled via the 1588 Port x TX Parsing Configuration Register (1588\_TX\_PARSE\_CONFIG\_x). Any of these addresses are allowed for Peer delay and non-Peer delay messages.
- For IPv4/UDP if the Protocol field in the fixed header was 51 (AH), the Next Header field is checked for 17 (UDP) and the AH header is skipped.
- For IPv6/UDP if the Next Header field in the fixed header was one of the IPv6 extension header values, the Next Header field in the extension header is checked for 17 (UDP) or one of the IPv6 extension header values. If it is one of the IPv6 extension header values, the process repeats until either a value of 17 (UDP) or a value of 59 (No Next Header) are found or the packet ends.

#### 15.2.2.3 Transmit Message Egress Time Recording

Following the determination of packet format and qualification of the packet as a PTP message above, the PTP header is checked for ALL of the following.

- The messageType field of the PTP header is checked and only those messages enabled via the TX PTP Message Type Enable (TX\_PTP\_MESSAGE\_EN[15:0]) bits in the 1588 Port x TX Timestamp Configuration Register (1588\_TX\_TIMESTAMP\_CONFIG\_x) will be have their egress times saved. Typically Sync, Delay\_Req, PDelay\_Req and PDelay\_Resp messages are enabled.
- The versionPTP field of the PTP header is checked against the TX PTP Version (TX\_PTP\_VERSION[3:0]) field in the 1588 Port x TX Timestamp Configuration Register (1588\_TX\_TIMESTAMP\_CONFIG\_x). Only those messages with a matching version will be have their egress times saved. A setting of 0 allows any PTP version.

Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

- If enabled via the TX PTP Domain Match Enable (TX\_PTP\_DOMAIN\_EN) bit in the 1588 Port x TX Timestamp Configuration Register (1588\_TX\_TIMESTAMP\_CONFIG\_x), the domainNumber field of the PTP header is checked against the TX PTP Domain (TX\_PTP\_DOMAIN[7:0]) value in the same register. Only those messages with a matching domain will be have their egress times saved.
- If enabled via the TX PTP Alternate Master Enable (TX\_PTP\_ALT\_MASTER\_EN) bit in the 1588 Port x TX Timestamp Configuration Register (1588\_TX\_TIMESTAMP\_CONFIG\_x), the alternateMasterFlag in the flagField of the PTP header is checked and only those messages with an alternateMasterFlag set to 0 will be have their egress times saved.

At the end of the frame, the frame's FCS and the UDP checksum (for IPv4 and IPv6 formats) are verified. FCS checking can be disabled using the TX PTP FCS Check Disable (TX\_PTP\_FCS\_DIS) bit in the 1588 Port x TX Timestamp Configuration Register (1588\_TX\_TIMESTAMP\_CONFIG\_x). UDP checksum checking can be disabled using the TX PTP UDP Checksum Check Disable (TX\_PTP\_UDP\_CHKSUM\_DIS) bit in the same register.

- **Note:** A IPv4 UDP checksum value of 0x0000 indicates that the checksum is not included and is considered a pass. A IPv6 UDP checksum value of 0x0000 is invalid and is considered a fail.
- **Note:** For IPv6, the UDP checksum calculation includes the IPv6 Pseudo header. Part of the IPv6 Pseudo header is the final IPv6 destination address.

If the IPv6 packet does not contain a Routing header, then the final IPv6 destination address is the destination address contained in the IPv6 header.

If the IPv6 packet does contain a Routing header, then the final IPv6 destination address is the address in the last element of the Routing header.

- **Note:** The UDP checksum is calculated over the entire UDP payload as indicated by the UDP length field and not the assumed PTP packet length.
- Note: The UDP checksum calculation does not included layer 2 pad bytes, if any.

If the FCS and checksum tests pass:

- The latency adjusted, 1588 Clock value, saved above at the start of the frame, is recorded into the 1588 Port x TX Egress Time Seconds Register (1588\_TX\_EGRESS\_SEC\_x) and 1588 Port x TX Egress Time NanoSeconds Register (1588\_TX\_EGRESS\_NS\_x).
- The messageType and sequenceld fields and 12-bit CRC of the portIdentity field of the PTP header are recorded into the Message Type (MSG\_TYPE), Sequence ID (SEQ\_ID) and Source Port Identity CRC (SRC\_PRT\_CRC) fields of the 1588 Port x TX Message Header Register (1588\_TX\_MSG\_HEADER\_x).

The 12-bit CRC of the portIdentity field is created by using the polynomial of  $X^{12} + X^{11} + X^3 + X^2 + X + 1$ .

• The corresponding maskable 1588 TX Timestamp Interrupt (1588\_TX\_TS\_INT[2:0]) is set in the 1588 Interrupt Status Register (1588\_INT\_STS).

Up to four transmit events are saved per port with the count shown in the 1588 TX Timestamp Count (1588\_TX-TS\_CNT[2:0]) field in the 1588 Port x Capture Information Register (1588\_CAP\_INFO\_x). Additional events are not recorded. When the appropriate 1588 TX Timestamp Interrupt (1588\_TX\_TS\_INT[2:0]) bit is written as a one to clear, 1588 TX Timestamp Count (1588\_TX\_TS\_CNT[2:0]) will decrement. If there are remaining events, the capture registers will update to the next event and the interrupt will set again.

#### TIME STAMPS FROM FORWARDED PACKETS

The transmitter will also save egress times for frames that are forwarded from another port. Typically, these are of no use to the Host S/W and would need to be discarded. Since these messages also typically have their correction field adjusted for residence time, they can be distinguished from messages from the Host.

If EGRESS CORRECTION FIELD RESIDENCE TIME ADJUSTMENT, below, is performed on a message, egress times are not saved if the TX PTP Suppress Timestamps when Correction Field Adjusted (TX\_PTP\_SUPP\_CF\_TS) bit in the 1588 Port x TX Modification Register (1588\_TX\_MOD\_x) is set.

#### DELAY REQ EGRESS TIME SAVING

Normally, in ordinary clock operation, the egress time of transmitted Delay\_Req packets are saved and read by the Host S/W. To avoid the need to read these timestamps via register access, the egress time of the last transmitted Delay\_Req packet on the port can be inserted into Delay\_Resp packets received on the port.

The 1588 Port x TX Delay\_Req Egress Time Seconds Register (1588\_TX\_DREQ\_SEC\_x) and the 1588 Port x TX Delay\_Req Egress Time NanoSeconds Register (1588\_TX\_DREQ\_NS\_x) hold the egress time of the Delay\_Req message.

These registers are updated by the H/W when the Delay\_Req message is transmitted independent of the settings in the TX PTP Message Type Enable (TX\_PTP\_MESSAGE\_EN[15:0]) bits.

As above (including all applicable notes):

 The versionPTP and domainNumber fields and alternateMasterFlag in the flagField of the PTP header are checked, if enabled.

Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

 At the end of the frame, the frame's FCS and the UDP checksum (for IPv4 and IPv6 formats) are verified, if enabled.

If all tests pass, then the Delay\_Req message information is updated and available for the receive function.

#### 15.2.2.4 Egress Packet Modifications

Modifications to frames on egress are divided into two categories, those to support one-step transparent clock residence time corrections and those to support one-step operations from the Host software.

Bit 7 of the PTP header's reserved byte (the byte which is also used to hold the ingress time seconds) is used to indicate packets that need to have their correction field adjusted for residence time. This bit is set on ingress when the correction field adjustment process is started.

When bit 7 of the PTP header's reserved byte is cleared, the alternate function, if any, for the message type is to be performed, if it is enabled. The Host S/W should normally have bit 7 cleared.

**Note:** The offset of the reserved byte is specified by the TX PTP 1 Reserved Byte Offset (TX\_PTP\_1\_RSVD\_OFF-SET[5:0]) field in the 1588 Port x TX Modification Register (1588\_TX\_MOD\_x).

Proper operation of the transmitter requires that the reserved byte resides after the versionPTP field and before the correctionField.

For version 2 of IEEE 1588, the reserved byte at offset 5 should be used.

#### EGRESS CORRECTION FIELD RESIDENCE TIME ADJUSTMENT

In order to support one-step transparent clock operation, the residence time delay through the device is accounted for by adjusting the correctionField of certain packets.

This function is enabled per PTP message type via the TX PTP Correction Field Message Type Enable (TX\_PT-P\_CF\_MSG\_EN[15:0]) bits in the 1588 Port x TX Modification Register (1588\_TX\_MOD\_x).

Typically the Sync message is enabled for both end-to-end and peer-to-peer transparent clocks, the Delay\_Req, PDelay\_Req and PDelay\_Resp messages are enabled only for end-to-end transparent clocks.

As described above, messages from the Host S/W would normally have bit 7 of the PTP header's reserved byte clear and are not modified in this manner. Typically, bit 7 is only set on ingress when the correction field adjustment process is started.

**Note:** The Host S/W should normally keep bit 7 of the PTP header's reserved byte clear for Sync, Delay\_Req, PDelay\_Req and PDelay\_Resp messages so that residence time adjustment is not performed.

Following the determination of packet format and qualification of the packet as a PTP message above, the PTP header is checked.

- The versionPTP field of the PTP header is checked against the TX PTP Version (TX\_PTP\_VERSION[3:0]) field in the 1588 Port x TX Timestamp Configuration Register (1588\_TX\_TIMESTAMP\_CONFIG\_x). Only those messages with a matching version will have their correction field modified. A setting of 0 allows any PTP version.
  - Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.
  - **Note:** The domainNumber field and alternateMasterFlag in the flagField of the PTP header are not tested for purpose of correction field modification.

The correctionField is modified as follows:

Note: If the original correctionField contains a value of 0x7FFFFFFFFFFFFFFFFF, it is not modified.

 For Delay\_Req and Pdelay\_Req packets, the value of the Port Delay Asymmetry (DELAY\_ASYM[15:0]) field in the 1588 Port x Asymmetry and Peer Delay Register (1588\_ASYM\_PEERDLY\_x) (for the particular egress port) is subtracted from the correctionField.

This function is used for one-step end-to-end transparent clocks. If one-step end-to-end transparent clock mode is not being used, correction field modifications would not be enabled for Delay\_Req and PDelay\_Req messages.

- The nanoseconds portion of the egress time are added to the correctionField.
- In order to detect and correct for a potential rollover of the nanoseconds portion the clock, egress seconds bits 3:0 minus ingress seconds bits 3:0 (without borrow) is added to the correctionField.

The ingress time is available in bits 3:0 of a reserved byte in the PTP header.

**Note:** The offset of the reserved byte is specified by the TX PTP 1 Reserved Byte Offset (TX\_PTP\_1\_RSVD\_OFF-SET[5:0]) field in the 1588 Port x TX Modification Register (1588\_TX\_MOD\_x).

Proper operation of the transmitter requires that the reserved byte resides after the versionPTP field and before the correctionField.

For version 2 of IEEE 1588, the reserved byte at offset 5 should be used.

#### EGRESS TIME INSERTION - SYNC MESSAGE ALERNATE FUNCTION

While functioning as an ordinary clock master, one-step transmission of Sync messages from the Host S/W requires the actual egress time to be inserted into the ten byte, originTimestamp field. The 32-bit nanoseconds portion and the lower 32 bits of the seconds portion come from the latency adjusted, 1588 Clock value, saved above at the start of the frame. The upper 16 bits of seconds are taken from the 1588 TX One-Step Sync Upper Seconds Register (1588\_TX\_ONE\_STEP\_SYNC\_SEC). The Host software is responsible for maintaining this register if required.

**Note:** Inserting the egress time into the packet is an additional, separately enabled, feature verses the Egress Time Recording described above.

This function is enabled via the TX PTP Sync Message Egress Time Insertion (TX\_PTP\_SYNC\_TS\_INSERT) bit in the 1588 Port x TX Modification Register (1588\_TX\_MOD\_x) and is used only on frames which have bit 7 of the PTP header's reserved byte cleared.

**Note:** The offset of the reserved byte is specified by the TX PTP 1 Reserved Byte Offset (TX\_PTP\_1\_RSVD\_OFF-SET[5:0]) field in the 1588 Port x TX Modification Register (1588 TX MOD x).

Proper operation of the transmitter requires that the reserved byte resides after the versionPTP field and before the correctionField.

For version 2 of IEEE 1588, the reserved byte at offset 5 should be used.

Following the determination of packet format and qualification of the packet as a PTP message above, the PTP header is checked.

 The versionPTP field of the PTP header is checked against the TX PTP Version (TX\_PTP\_VERSION[3:0]) field in the 1588 Port x TX Timestamp Configuration Register (1588\_TX\_TIMESTAMP\_CONFIG\_x). Only those messages with a matching version will have their egress time inserted. A setting of 0 allows any PTP version.

**Note:** The domainNumber field and alternateMasterFlag in the flagField of the PTP header are not tested.

Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

## EGRESS CORRECTION FIELD TURNAROUND TIME ADJUSTMENT - PDELAY RESP MESSAGE ALTERNATE FUNCTION

One-step Pdelay\_Resp messages sent by the Host, require their correctionField to be calculated on-the-fly to include the turnaround time between the ingress of the Pdelay\_Req and the egress time of the Pdelay\_Resp.

Pdelay\_Resp.CF = Pdelay\_Req.CF + Pdelay\_Resp.egress time - Pdelay\_Req.ingress time.

**Note:** Adjusting the Correction Field in the packet is an additional, separately enabled, feature verses the Egress Time Recording described above.

Note: If the original correctionField contains a value of 7FFFFFFFFFFFFFFFFF, it is not modified.

The 1588 Port x RX Pdelay\_Req Ingress Time Seconds Register (1588\_RX\_PDREQ\_SEC\_x) and the 1588 Port x RX Pdelay\_Req Ingress Time NanoSeconds Register (1588\_RX\_PDREQ\_NS\_x) hold the ingress time of the Pdelay\_Req message.

The 1588 Port x RX Pdelay\_Req Ingress Correction Field High Register (1588\_RX\_PDREQ\_CF\_HI\_x) and the 1588 Port x RX Pdelay\_Req Ingress Correction Field Low Register (1588\_RX\_PDREQ\_CF\_LOW\_x) hold the correctionField of the Pdelay\_Req message.

These registers are set by S/W prior to sending the Pdelay\_Resp message or by the automatic updating described above in PDELAY\_REQ INGRESS TIME SAVING.

The egress time is the latency adjusted, 1588 Clock value, saved above at the start of the Pdelay\_Resp frame.

**Note:** Since only four bits worth of seconds of the Pdelay\_Req ingress time are stored, the Host must send the Pdelay\_Resp within 16 seconds.

This function is enabled via the TX PTP Pdelay\_Resp Message Turnaround Time Insertion (TX\_PTP\_PDRE-SP\_TA\_INSERT) bit in the 1588 Port x TX Modification Register (1588\_TX\_MOD\_x) and is used only on frames which have bit 7 of the PTP header's reserved byte cleared.

As with Egress Time Insertion above:

- The versionPTP field of the PTP header is checked and the domainNumber field and alternateMasterFlag in the flagField of the PTP header are not checked
  - Note: Support for the IEEE 1588-2002 (v1) packet format is not provided.

#### CLEARING RESERVED FIELDS

If the frame is modified on egress for Correction Field Residence Time Adjustment:

- The reserved byte at the location specified by the TX PTP 1 Reserved Byte Offset (TX\_PTP\_1\_RSVD\_OFF-SET[5:0]) is cleared.
- The four reserved bytes used for INGRESS TIME INSERTION INTO PACKETS are cleared if the TX PTP Clear Four Byte Reserved Field (TX\_PTP\_CLR\_4\_RSVRD) bits in the 1588 Port x TX Modification Register (1588\_TX-\_MOD\_x) is set.
  - **Note:** The offset of the four reserved bytes is specified in TX PTP 4 Reserved Bytes Offset (TX\_PTP\_4\_RS-VD\_OFFSET[5:0]).

#### FRAME UPDATING

Frames are modified even if their original FCS or UDP checksum is invalid.

• For IPv4, the UDP checksum is set to 0 under the following conditions.

If the TX PTP Clear UDP/IPv4 Checksum Enable (TX\_PTP\_CLR\_UDPV4\_CHKSUM) bit in the 1588 Port x TX Modification Register 2 (1588\_TX\_MOD2\_x) is set, the UDP checksum is set to 0 for Sync messages if Sync Egress Time Insertion is enabled and for Pdelay\_Resp messages if Pdelay\_Resp Correction Field Turnaround Time Adjustment is enabled. The ptp\_version field is also checked.

- When Residence Time Correction is performed, the UDP checksum is already set to 0 by the ingress port.
- For IPv6, the two bytes beyond the end of the PTP message are modified to correct for the UDP checksum. These bytes are updated by accumulating the differences between the original frame data and the substituted data using the mechanism defined in IETF RFC 1624.

The existing two bytes are included in the calculation and are updated.

It is assumed that the original UDP checksum is valid and is not checked.

- **Note:** Since the two bytes beyond the end of the PTP message are modified based on the differences between the original frame data and the substituted data, an invalid incoming checksum would result in an outgoing checksum error.
- **Note:** The two bytes beyond the end of the PTP message are located by using the messageLength field from the PTP header.
- The frame FCS is recomputed

It is assumed that the original FCS is valid and is not checked.

- If the frame has a transmit symbol error(s), a transmit symbol error indication will be propagated at the same nibble location(s)
  - **Note:** The FCS and IPv6/UDP checksum are updated and the reserved byte cleared only if the frame was actually modified.


The IPv4/UDP checksum is cleared as indicated above and could be the only modification in the message. If the IPv4/UDP checksum is cleared, the FCS is recomputed.

If no modifications are done, the existing FCS, checksums and reserved bytes are left unchanged.

### 15.3 1588 Clock

The tunable 1588 Clock is the time source for all PTP related functions of the device. The block diagram is shown in Figure 15-1.





The 1588 Clock consists of a 32-bit wide seconds portion and a 30-bit wide nanoseconds portion. Running at a nominal reference frequency of 100MHz, the nanoseconds portion is normally incremented by a value of 10 every reference clock period. Upon reaching or exceeding its maximum value of 10^9, the nanoseconds portion rolls over to or past zero and the seconds portion is incremented.

The 1588 Clock can be read by setting the Clock Read (1588\_CLOCK\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL). This saves the current value of the 1588 Clock into the 1588 Clock Seconds Register (1588\_CLOCK\_SEC), 1588 Clock NanoSeconds Register (1588\_CLOCK\_SEC), 1588 Clock Sub-NanoSeconds Register (1588\_CLOCK\_SUBNS) where it can be read.

Although the IEEE 1588-2008 specification calls for a 48-bit seconds counter, the hardware only supports 32 bits. For purposes of event timestamping, residence time correction or other comparisons, the 136 year rollover time of 32 bits is sufficient. Rollover can be detected and corrected by comparing the two values of interest. To support one-step operations, the device can insert the Egress Timestamp into the origin Timestamp field of Sync messages. However, the

Host must maintain the 1588 TX One-Step Sync Upper Seconds Register (1588\_TX\_ONE\_STEP\_SYNC\_SEC). The Host should avoid sending a Sync message if there is a possibility that the 32-bit seconds counter will reach its rollover value before the message is transmitted.

A 32-bit sub-nanoseconds counter is used to precisely tune the rate of the 1588 Clock by accounting for the difference between the nominal 10ns and the actual rate of the master clock. Every reference clock period the sub-nanoseconds counter is incremented by the Clock Rate Adjustment Value (1588\_CLOCK\_RATE\_ADJ\_VALUE) in the 1588 Clock Rate Adjustment Register (1588\_CLOCK\_RATE\_ADJ), specified in 2<sup>-32</sup> nanoseconds. When the sub-nanoseconds counter rolls over past zero, the nanoseconds portion of the 1588 Clock is incremented by 9 or 11 instead of the normal value of 10. The choice to speed up or slow down is determined by the Clock Rate Adjustment Direction (1588\_CLOCK\_RATE\_ADJ\_DIR) bit. The ability to adjust for 1 ns approximately every 43 seconds allows for a tuning precision of approximately 2.3<sup>-9</sup> percent. The maximum adjustment is 1 ns every 4 clocks (40 ns) or 2.5 percent.

In addition to adjusting the frequency of the 1588 Clock, the Host may directly set the 1588 Clock, make a one-time step adjustment of the 1588 Clock or specify a temporary rate. The choice of method depends on needed adjustment. For initial adjustments, direct or one-time step adjustments may be best. For on-going minor adjustments, the temporary rate adjustment may be best. Ideally, the frequency will be matched and once the 1588 Clock is synchronized, no further adjustments would be needed.

In order to perform a direct writing of the 1588 Clock, the desired value is written into the 1588 Clock Seconds Register (1588\_CLOCK\_SEC), 1588 Clock NanoSeconds Register (1588\_CLOCK\_NS) and 1588 Clock Sub-NanoSeconds Register (1588\_CLOCK\_SUBNS). The Clock Load (1588\_CLOCK\_LOAD) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) is then set.

In order to perform a one-time positive or negative adjustment to the seconds portion of the 1588 Clock, the desired change and direction are written into the 1588 Clock Step Adjustment Register (1588\_CLOCK\_STEP\_ADJ). The Clock Step Seconds (1588\_CLOCK\_STEP\_SECONDS) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) is then set. The internal sub-nanoseconds counter and the nanoseconds portion of the 1588 Clock are not affected. If a nanoseconds portion rollover coincides with the 1588 Clock adjustment, the 1588 Clock adjustment is applied in addition to the seconds increment.


In order to perform a one-time positive adjustment to the nanoseconds portion of the 1588 Clock, the desired change is written into the 1588 Clock Step Adjustment Register (1588\_CLOCK\_STEP\_ADJ). The Clock Step NanoSeconds (1588\_CLOCK\_STEP\_NANOSECONDS) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) is then set. If the addition to the nanoseconds portion results in a rollover past zero, then the seconds portion of the 1588 Clock. This can be compensated for by specifying an addition value 10ns higher. A side benefit is that using an addition value of 0 effectively pauses the 1588 Clock for 10ns while a value less than 10 slows the clock down just briefly. The internal sub-nanoseconds counter of the 1588 Clock adjustment it will be missed.

In order to perform a temporary rate adjustment of the 1588 Clock, the desired temporary rate and direction are written into the 1588 Clock Temporary Rate Adjustment Register (1588\_CLOCK\_TEMP\_RATE\_ADJ) and the duration of the temporary rate, specified in reference clock cycles, is written into the 1588 Clock Temporary Rate Duration Register (1588\_CLOCK\_TEMP\_RATE\_DURATION). The Clock Temporary Rate (1588\_CLOCK\_TEMP\_RATE) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) is then set. Once the temporary rate duration expires, the Clock Temporary Rate (1588\_CLOCK\_TEMP\_RATE) bit will self-clear and the 1588 Clock Rate Adjustment Register (1588\_CLOCK\_RATE\_ADJ) will once again control the 1588 Clock rate. This method of adjusting the 1588 Clock may be preferred since it avoids large discrete changes in the 1588 Clock value. For a maximum setting in both the 1588 Clock Temporary Rate Adjustment Register (1588\_CLOCK\_TEMP\_RATE\_DURATION), the 1588 Clock can be adjusted by approximately 1 second.

### 15.4 1588 Clock Events

The 1588 Clock Events block is responsible for generating and controlling all 1588 Clock related events. Two clock event channels, A and B, are available. The block diagram is shown in Figure 15-2.

### FIGURE 15-2: 1588 CLOCK EVENT BLOCK DIAGRAM



For each clock event channel, a comparator compares the 1588 Clock with a Clock Target loaded in the 1588 Clock Target x Seconds Register (1588\_CLOCK\_TARGET\_SEC\_x) and 1588 Clock Target x NanoSeconds Register (1588\_CLOCK\_TARGET\_NS\_x).

The Clock Target Register pair requires two 32-bit write cycles, one to each half, before the register pair is affected. The writes may be in any order. There is a register pair for each clock event channel (A and B).

The Clock Target can be read by setting the Clock Target Read (1588\_CLOCK\_TARGET\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL). This saves the current value of the both Clock Targets (A and B) into the 1588 Clock Target x Seconds Register (1588\_CLOCK\_TARGET\_SEC\_x) and 1588 Clock Target x NanoSeconds Register (1588\_CLOCK\_TARGET\_NS\_x) where they can be read.

When the 1588 Clock reaches or passes the Clock Target for a clock event channel, a clock event occurs which triggers the following:

- The maskable interrupt for that clock event channel (1588 Timer Interrupt A (1588\_TIMER\_INT\_A) or 1588 Timer Interrupt B (1588\_TIMER\_INT\_B)) is set in the 1588 Interrupt Status Register (1588\_INT\_STS).
- The Reload/Add A (RELOAD\_ADD\_A) or Reload/Add B (RELOAD\_ADD\_B) bit in the 1588 General Configuration Register (1588\_GENERAL\_CONFIG) is checked to determine the new Clock Target behavior:

#### -RELOAD\_ADD = 1:

The new Clock Target is loaded from the Reload / Add Registers (1588 Clock Target x Reload / Add Seconds Register (1588\_CLOCK\_TARGET\_RELOAD\_SEC\_x) and 1588 Clock Target x Reload / Add NanoSeconds Register (1588\_CLOCK\_TARGET\_RELOAD\_NS\_x)).

#### -RELOAD\_ADD = 0:

The Clock Target is incremented by the Reload / Add Registers (1588 Clock Target x Reload / Add Seconds Register (1588\_CLOCK\_TARGET\_RELOAD\_SEC\_x) and 1588 Clock Target x Reload / Add NanoSeconds Register (1588\_CLOCK\_TARGET\_RELOAD\_NS\_x)). The Clock Target NanoSeconds rolls over at 10^9 and the carry is added to the Clock Target Seconds.

The Clock Target Reload / Add Register pair requires two 32-bit write cycles, one to each half, before the register pair is affected. The writes may be in any order. There is a register pair for each clock event channel (A and B).

**Note:** Writing the 1588 Clock may cause the interrupt event to occur if the new 1588 Clock value is set equal to or greater than the current Clock Target.

The Clock Target reload function (RELOAD\_ADD = 1) allows the Host to pre-load the next trigger time in advance. The add function (RELOAD\_ADD = 0), allows for a automatic repeatable event.

### 15.5 1588 GPIOs

In addition to time stamping PTP packets, the 1588 Clock value can be saved into a set of clock capture registers based on the GPIO inputs. The GPIO inputs can also be used to clear the 1588 Clock Target compare event interrupt. When configured as outputs, GPIOs can be used to output a signal based on an 1588 Clock Target compare events.

**Note:** The IEEE 1588 Unit supports up to 8 GPIO signals.

#### 15.5.1 1588 GPIO INPUTS

#### 15.5.1.1 GPIO Event Clock Capture

When the GPIO pins are configured as inputs, and enabled with the GPIO Rising Edge Capture Enable 7-0 (GPIO\_RE\_CAPTURE\_ENABLE[7:0]) or GPIO Falling Edge Capture Enable 7-0 (GPIO\_FE\_CAPTURE\_ENABLE[7:0]) bits in the 1588 GPIO Capture Configuration Register (1588\_GPIO\_CAP\_CONFIG), a rising or falling edge, respectively, will capture the 1588 Clock into the 1588 GPIO x Rising Edge Clock Seconds Capture Register (1588\_GPIO\_RE\_CLOCK\_SEC\_CAP\_x) and the 1588 GPIO x Rising Edge Clock Seconds Capture Register (1588\_GPIO\_RE\_(1588\_GPIO\_RE\_CLOCK\_SEC\_CAP\_x)) or 1588 GPIO x Falling Edge Clock Seconds Capture Register (1588\_GPIO\_FE\_CLOCK\_SEC\_CAP\_x) and the 1588 GPIO x Falling Edge Clock Seconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_SEC\_CAP\_x) and the 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_SEC\_CAP\_x) and the 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_SEC\_CAP\_x) and the 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_SEC\_CAP\_x) and the 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_SEC\_CAP\_x) and the 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_NS\_CAP\_x) or 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_NS\_CAP\_x) and the 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_NS\_CAP\_x) or 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_NS\_CAP\_x) or 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_NS\_CAP\_x) or 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_NS\_CAP\_x) or 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_NS\_CAP\_x) or 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_NS\_CAP\_x) or 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_NS\_CAP\_x) or 1588 GPIO x Falling Edge Clock NanoSeconds Capture

GPIO inputs must be stable for greater than 40 ns to be recognized as capture events and are edge sensitive.

The GPIO inputs have a fixed capture latency of 65 ns that can be accounted for by the Host driver. The GPIO inputs have a capture latency uncertainty of +/-5 ns.

The corresponding, maskable, interrupt flags 1588 GPIO Rising Edge Interrupt (1588\_GPIO\_RE\_INT[7:0]) or 1588 GPIO Falling Edge Interrupt (1588\_GPIO\_FE\_INT[7:0]) in the 1588 Interrupt Status Register (1588\_INT\_STS) will also be set. This is in addition to the interrupts available in the General Purpose I/O Interrupt Status and Enable Register (GPIO\_INT\_STS\_EN).

A lock enable bit is provided for each timestamp enabled GPIO, Lock Enable GPIO Rising Edge (LOCK\_GPIO\_RE) and Lock Enable GPIO Falling Edge (LOCK\_GPIO\_FE) in the 1588 GPIO Capture Configuration Register (1588\_GPIO\_CAP\_CONFIG), which prevents the corresponding GPIO clock capture registers from being overwritten if the GPIO interrupt in 1588 Interrupt Status Register (1588\_INT\_STS) is already set.

#### 15.5.1.2 GPIO Timer Interrupt Clear

The GPIO inputs can also be configured to clear the 1588 Timer Interrupt A (1588\_TIMER\_INT\_A) or 1588 Timer Interrupt B (1588\_TIMER\_INT\_B) in the 1588 Interrupt Status Register (1588\_INT\_STS) by setting the corresponding enable and select bits in the 1588 General Configuration Register (1588\_GENERAL\_CONFIG).

The polarity of the GPIO input is determined by the GPIO Interrupt/1588 Polarity 7-0 (GPIO\_POL[7:0]) bits in the General Purpose I/O Configuration Register (GPIO\_CFG).

GPIO inputs must be active for greater than 40 ns to be recognized as interrupt clear events and are edge sensitive.

#### 15.5.2 1588 GPIO OUTPUTS

Upon detection of a Clock Target A or B compare event, the corresponding clock event channel can be configured to output a 100 ns pulse, toggle its output, or reflect its 1588 Timer Interrupt bit. The selection is made using the Clock Event Channel A Mode (CLOCK\_EVENT\_A) and Clock Event Channel B Mode (CLOCK\_EVENT\_B) bits of the 1588 General Configuration Register (1588\_GENERAL\_CONFIG).

A GPIO pin is configured as a 1588 event output by setting the corresponding 1588 GPIO Output Enable 7-0 (1588\_G-PIO\_OE[7:0]) bits in the General Purpose I/O Configuration Register (GPIO\_CFG). These bits override the GPIO Direction bits of the General Purpose I/O Data & Direction Register (GPIO\_DATA\_DIR) and allow for GPIO output generation based on the 1588 Clock Target compare event. The choice of the event channel is controlled by the 1588 GPIO Channel Select 7-0 (GPIO\_CH\_SEL[7:0]) bits in the General Purpose I/O Configuration Register (GPIO\_CFG).

**Note:** The 1588 GPIO Output Enable 7-0 (1588\_GPIO\_OE[7:0]) bits do not override the GPIO Buffer Type 7-0 (GPIOBUF[7:0]) in the General Purpose I/O Configuration Register (GPIO\_CFG).

The clock event polarity, which determines whether the 1588 GPIO output is active high or active low, is controlled by the GPIO Interrupt/1588 Polarity 7-0 (GPIO\_POL[7:0]) bits in the General Purpose I/O Configuration Register (GPI-O\_CFG).

The GPIO outputs have a latency of approximately 40 ns when using "100 ns pulse" or "Interrupt bit" modes and 30 ns when using "toggle" mode. On chip delays contribute an uncertainty of +/-4ns to these values.

### 15.6 Software Triggered Clock Capture

As an alternative, the GPIO Capture registers can be used by Host software to recorded software events by specifying the GPIO register set in the 1588 Manual Capture Select 3-0 (1588\_MANUAL\_CAPTURE\_SEL[3:0]) and setting the 1588 Manual Capture (1588\_MANUAL\_CAPTURE) bit in the 1588 Command and Control Register (1588\_CMD\_CTL).

This also causes the corresponding bit in the 1588 Interrupt Status Register (1588\_INT\_STS) to set.

- **Note:** The interrupts available in the General Purpose I/O Interrupt Status and Enable Register (GPI-O\_INT\_STS\_EN) are not set by the using this method.
- **Note:** The Lock Enable GPIO Rising Edge (LOCK\_GPIO\_RE) and Lock Enable GPIO Falling Edge (LOCK\_GPI-O\_FE) bits do not apply to manual clock capture.

The full set of GPIO Capture registers is always available regardless of the number of GPIOs supported by the device.

### 15.7 1588 Interrupt

The IEEE 1588 unit provides multiple interrupt conditions. These include timestamp indication on the transmitter and receiver side of each port, individual GPIO input timestamp interrupts, and a clock comparison event interrupts. All 1588 interrupts are located in the 1588 Interrupt Status Register (1588\_INT\_STS) and are fully maskable via their respective enable bits in the 1588 Interrupt Enable Register (1588\_INT\_EN).

All 1588 interrupts are ANDed with their individual enables and then ORed, generating the 1588 Interrupt Event (1588\_EVNT) bit of the Interrupt Status Register (INT\_STS).

When configured as inputs, the GPIOs have the added functionality of clearing the 1588 Timer Interrupt A (1588\_TIM-ER\_INT\_A) or 1588 Timer Interrupt B (1588\_TIMER\_INT\_B) bits of the 1588 Interrupt Status Register (1588\_INT\_STS) as described in Section 15.5.1.2.

Refer to Section 8.0, "System Interrupts," on page 88 for additional information on the device interrupts.

### 15.8 1588 Registers

This section details the directly addressable PTP timestamp related registers.

Each port has a PTP timestamp block with related registers. These sets of registers are identical in functionality for each port, and thus their register descriptions have been consolidated. In these cases, the register names will be amended with a lowercase "x" in place of the port designation. The wildcard "x" should be replaced with "0", "1" or "2" respectively.

For GPIO related registers, the wildcard "x" should be replaced with "0" through "7".

Similarly, for Clock Compare events, the wildcard "x" should be replaced with "A" or "B".

Port and GPIO registers share a common address space. Port vs. GPIO registers are selected by using the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field. The GPIO accessed ("x") is set by the GPIO Select (GPIO\_-SEL[2:0]) field.

Note: The IEEE 1588 Unit supports 8 GPIO signals.

For an overview of the entire directly addressable register map, refer to Section 5.0, "Register Map," on page 46.

### TABLE 15-1:1588 CONTROL AND STATUS REGISTERS

BANK SELECT	ADDRESS OFFSET	Register Name (Symbol)
na	100h	1588 Command and Control Register (1588_CMD_CTL)
na	104h	1588 General Configuration Register (1588_GENERAL_CONFIG)
na	108h	1588 Interrupt Status Register (1588_INT_STS)
na	10Ch	1588 Interrupt Enable Register (1588_INT_EN)
na	110h	1588 Clock Seconds Register (1588_CLOCK_SEC)
na	114h	1588 Clock NanoSeconds Register (1588_CLOCK_NS)
na	118h	1588 Clock Sub-NanoSeconds Register (1588_CLOCK_SUBNS)
na	11Ch	1588 Clock Rate Adjustment Register (1588_CLOCK_RATE_ADJ)
na	120h	1588 Clock Temporary Rate Adjustment Register (1588_CLOCK_TEMP_RATE ADJ)
na	124h	1588 Clock Temporary Rate Duration Register (1588_CLOCK_TEMP_RATE_DU- RATION)
na	128h	1588 Clock Step Adjustment Register (1588_CLOCK_STEP_ADJ)
na	12Ch	1588 Clock Target x Seconds Register (1588_CLOCK_TARGET_SEC_x) x=A
na	130h	1588 Clock Target x NanoSeconds Register (1588_CLOCK_TARGET_NS_x) x=A
na	134h	1588 Clock Target x Reload / Add Seconds Register (1588_CLOCK_TARGET_RE-LOAD_SEC_x) x=A
na	138h	1588 Clock Target x Reload / Add NanoSeconds Register (1588_CLOCK_TAR- GET_RELOAD_NS_x) <b>x=A</b>
na	13Ch	1588 Clock Target x Seconds Register (1588_CLOCK_TARGET_SEC_x) x=B
na	140h	1588 Clock Target x NanoSeconds Register (1588_CLOCK_TARGET_NS_x) x=B
na	144h	1588 Clock Target x Reload / Add Seconds Register (1588_CLOCK_TARGET_RE-LOAD_SEC_x) x=B

BANK SELECT	ADDRESS OFFSET	Register Name (Symbol)
na	148h	1588 Clock Target x Reload / Add NanoSeconds Register (1588_CLOCK_TAR- GET_RELOAD_NS_x) x=B
na	14Ch	1588 User MAC Address High-WORD Register (1588_USER_MAC_HI)
na	150h	1588 User MAC Address Low-DWORD Register (1588_USER_MAC_LO)
na	154h	1588 Bank Port GPIO Select Register (1588_BANK_PORT_GPIO_SEL)
0	158h	1588 Port x Latency Register (1588_LATENCY_x)
0	15Ch	1588 Port x Asymmetry and Peer Delay Register (1588_ASYM_PEERDLY_x)
0	160h	1588 Port x Capture Information Register (1588_CAP_INFO_x)
1	158h	1588 Port x RX Parsing Configuration Register (1588_RX_PARSE_CONFIG_x)
1	15Ch	1588 Port x RX Timestamp Configuration Register (1588_RX_TIMESTAMP_CON- FIG_x)
1	160h	1588 Port x RX Timestamp Insertion Configuration Register (1588_RX- _TS_INSERT_CONFIG_x)
1	164h	1588 Port x RX Correction Field Modification Register (1588_RX_CF_MOD_x)
1	168h	1588 Port x RX Filter Configuration Register (1588_RX_FILTER_CONFIG_x)
1	16Ch	1588 Port x RX Ingress Time Seconds Register (1588_RX_INGRESS_SEC_x)
1	170h	1588 Port x RX Ingress Time NanoSeconds Register (1588_RX_INGRESS_NS_x)
1	174h	1588 Port x RX Message Header Register (1588_RX_MSG_HEADER_x)
1	178h	1588 Port x RX Pdelay_Req Ingress Time Seconds Register (1588_RX_P- DREQ_SEC_x)
1	17Ch	1588 Port x RX Pdelay_Req Ingress Time NanoSeconds Register (1588_RX_P- DREQ_NS_x)
1	180h	1588 Port x RX Pdelay_Req Ingress Correction Field High Register (1588_RX_P- DREQ_CF_HI_x)
1	184h	1588 Port x RX Pdelay_Req Ingress Correction Field Low Register (1588_RX_P- DREQ_CF_LOW_x)
1	188h	1588 Port x RX Checksum Dropped Count Register (1588_RX_CHKSUM DROPPED_CNT_x)
1	18Ch	1588 Port x RX Filtered Count Register (1588_RX_FILTERED_CNT_x)
2	158h	1588 Port x TX Parsing Configuration Register (1588_TX_PARSE_CONFIG_x)
2	15Ch	1588 Port x TX Timestamp Configuration Register (1588_TX_TIMESTAMP_CON-FIG_x)
2	164h	1588 Port x TX Modification Register (1588_TX_MOD_x)
2	168h	1588 Port x TX Modification Register 2 (1588_TX_MOD2_x)
2	16Ch	1588 Port x TX Egress Time Seconds Register (1588_TX_EGRESS_SEC_x)

TABLE 15-1:	1588 CONTROL	AND STA	TUS REGIS	TERS (COM	ITINUED)
-------------	--------------	---------	-----------	-----------	----------

BANK SELECT	ADDRESS OFFSET	Register Name (Symbol)
2	170h	1588 Port x TX Egress Time NanoSeconds Register (1588_TX_EGRESS_NS_x)
2	174h	1588 Port x TX Message Header Register (1588_TX_MSG_HEADER_x)
2	178h	1588 Port x TX Delay_Req Egress Time Seconds Register (1588_TX- _DREQ_SEC_x)
2	17Ch	1588 Port x TX Delay_Req Egress Time NanoSeconds Register (1588_TX- _DREQ_NS_x)
2	180h	1588 TX One-Step Sync Upper Seconds Register (1588_TX_ONE_STEP_SYN- C_SEC)
3	15Ch	1588 GPIO Capture Configuration Register (1588_GPIO_CAP_CONFIG)
3	16Ch	1588 GPIO x Rising Edge Clock Seconds Capture Register (1588_GPIO_RE CLOCK_SEC_CAP_x)
3	170h	1588 GPIO x Rising Edge Clock NanoSeconds Capture Register (1588_GPI- O_RE_CLOCK_NS_CAP_x)
3	178h	1588 GPIO x Falling Edge Clock Seconds Capture Register (1588_GPIO_FE CLOCK_SEC_CAP_x)
3	17Ch	1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588_GPI- O_FE_CLOCK_NS_CAP_x)

## TABLE 15-1: 1588 CONTROL AND STATUS REGISTERS (CONTINUED)

## 15.8.1 1588 COMMAND AND CONTROL REGISTER (1588\_CMD\_CTL)

Offset:	100h	Size:	32 bits
Bank:	na		

Bits	Description	Туре	Default
31:14	RESERVED	RO	-
13	Clock Target Read (1588_CLOCK_TARGET_READ) Writing a one to this bit causes the current values of both of the 1588 clock targets (A and B) to be saved into the 1588 Clock Target x Seconds Register (1588_CLOCK_TARGET_SEC_x) and the 1588 Clock Target x NanoSec- onds Register (1588_CLOCK_TARGET_NS_x) so they can be read.	WO SC	Ob
	Writing a zero to this bit has no affect.		
12:9	<b>1588 Manual Capture Select 3-0 (1588_MANUAL_CAPTURE_SEL[3:0])</b> These bits specify which GPIO 1588 Clock Capture Registers are used during a manual capture. Bit 3 selects the rising edge (0) or falling edge (1) registers. Bits 2-0 select the GPIO number.	R/W	0000b
	Note: All 8 GPIO register sets are available.		
8	<b>1588 Manual Capture (1588_MANUAL_CAPTURE)</b> Writing a one to this bit causes the current value of the 1588 clock to be saved into the GPIO 1588 Clock Capture Registers specified above.	WO SC	0b
	The corresponding bit in the 1588 Interrupt Status Register (1588_INT_STS) is also set.		
	Writing a zero to this bit has no affect.		
7	Clock Temporary Rate (1588_CLOCK_TEMP_RATE) Writing a one to this bit enables the use of the temporary clock rate adjust- ment specified in the 1588 Clock Temporary Rate Adjustment Register (1588_CLOCK_TEMP_RATE_ADJ) for the duration specified in the 1588 Clock Temporary Rate Duration Register (1588_CLOCK_TEMP_RATE_DU- RATION).	WO SC	Ob
	Writing a zero to this bit has no affect.		
6	Clock Step NanoSeconds (1588_CLOCK_STEP_NANOSECONDS) Writing a one to this bit adds the value of the Clock Step Adjustment Value (1588_CLOCK_STEP_ADJ_VALUE) field in the 1588 Clock Step Adjustment Register (1588_CLOCK_STEP_ADJ) to the nanoseconds portion of the 1588 Clock.	WO SC	0b
	Writing a zero to this bit has no affect.		

Bits	Description	Туре	Default
5	Clock Step Seconds (1588_CLOCK_STEP_SECONDS) Writing a one to this bit adds or subtracts the value of the Clock Step Adjust- ment Value (1588_CLOCK_STEP_ADJ_VALUE) field in the 1588 Clock Step Adjustment Register (1588_CLOCK_STEP_ADJ) to or from the seconds por- tion of the 1588 Clock. The choice of adding or subtracting is set using the Clock Step Adjustment Direction (1588_CLOCK_STEP_ADJ_DIR) bit. Writing a zero to this bit has no affect.	WO SC	Ob
4		14/0	Oh
4	Clock Load (1588_CLOCK_LOAD) Writing a one to this bit writes the value of the 1588 Clock Seconds Register (1588_CLOCK_SEC), the 1588 Clock NanoSeconds Register (1588_CLOCK_NS) and the 1588 Clock Sub-NanoSeconds Register (1588_CLOCK_SUBNS) into the 1588 Clock.	WO SC	Ob
	Writing a zero to this bit has no affect.		
3	Clock Read (1588_CLOCK_READ) Writing a one to this bit causes the current value of the 1588 clock to be saved into the 1588 Clock Seconds Register (1588_CLOCK_SEC), the 1588 Clock NanoSeconds Register (1588_CLOCK_NS) and the 1588 Clock Sub- NanoSeconds Register (1588_CLOCK_SUBNS) so it can be read.	WO SC	Ob
	Writing a zero to this bit has no affect.		
2	<b>1588 Enable (1588_ENABLE)</b> Writing a one to this bit will enable the 1588 unit. Reading this bit will return the current enabled value.	R/W SC	Note 1:
	Writing a zero to this bit has no affect.		
	Note: Ports are individually enabled with the Time-Stamp Unit 2-0 Enable bits in the 1588 General Configuration Register (1588_GENERAL_CONFIG).		
1	<b>1588 Disable (1588_DISABLE)</b> Writing a one to this bit will cause the 1588 Enable (1588_ENABLE) to clear once all current frame processing is completed. No new frame processing will be started if this bit is set.	WO SC	Ob
	Writing a zero to this bit has no affect.		
0	<b>1588 Reset (1588_RESET)</b> Writing a one to this bit resets the 1588 H/W, state machines and registers and disables the 1588 unit. Any frame modifications in progress are halted at the risk of causing frame data or FCS errors. 1588_Reset should only be used once the 1588 unit is disabled as indicated by the 1588 Enable (1588_ENABLE) bit.	WO SC	Ob
	<b>Note:</b> Writing a zero to this bit has no affect.		

**Note 1:** The default value of this field is determined by the configuration strap 1588\_enable\_strap.

## 15.8.2 1588 GENERAL CONFIGURATION REGISTER (1588\_GENERAL\_CONFIG)

Offset:	104h	Size:	32 bits
Bank:	na		

Bits	Description	Туре	Default
31:19	RESERVED	RO	-
18	Time-Stamp Unit 2 Enable (TSU_ENABLE_2) This bit enables the receive and transmit functions of time-stamp unit 2. The 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) bit must also be set. Note: The host S/W must not change this bit while the 1588 Enable	R/W	1b
	(1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
17	<b>Time-Stamp Unit 1 Enable (TSU_ENABLE_1)</b> This bit enables the receive and transmit functions of time-stamp unit 1. The 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) bit must also be set.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
16	<b>Time-Stamp Unit 0 Enable (TSU_ENABLE_0)</b> This bit enables the receive and transmit functions of time-stamp unit 0. The 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) bit must also be set.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
15	GPIO 1588 Timer Interrupt B Clear Enable (GPIO_1588_TIMER_INT_B_CLEAR_EN) This bit enables the selected GPIO to clear the 1588_TIMER_INT_B bit of the 1588 Interrupt Status Register (1588_INT_STS).	R/W	0b
	The GPIO input is selected using the GPIO 1588 Timer Interrupt B Clear Select (GPIO_1588_TIMER_INT_B_CLEAR_SEL[2:0]) bits in this register.		
	The polarity of the GPIO input is determined by GPIO Interrupt/1588 Polarity 7-0 (GPIO_POL[7:0]) in the General Purpose I/O Configuration Register (GPIO_CFG).		
	<b>Note:</b> The GPIO must be configured as an input for this function to operate. For the clear function, GPIO inputs are edge sensitive and must be active for greater than 40 ns to be recognized.		
14:12	GPIO 1588 Timer Interrupt B Clear Select (GPIO_1588_TIMER_INT_B_CLEAR_SEL[2:0]) These bits determine which GPIO is used to clear the 1588 Timer Interrupt B (1588_TIMER_INT_B) bit of the 1588 Interrupt Status Register (1588_INT_STS).	R/W	000Ь
	Note: The IEEE 1588 Unit supports 8 GPIO signals.		

Bits	Description	Туре	Default
11	GPIO 1588 Timer Interrupt A Clear Enable (GPIO_1588_TIMER_INT_A_CLEAR_EN) This bit enables the selected GPIO to clear the 1588 Timer Interrupt A (1588_TIMER_INT_A) bit of the 1588 Interrupt Status Register (1588_INT_STS).	R/W	Ob
	The GPIO input is selected using the GPIO 1588 Timer Interrupt A Clear Select (GPIO_1588_TIMER_INT_A_CLEAR_SEL[2:0]) bits in this register.		
	The polarity of the GPIO input is determined by GPIO Interrupt/1588 Polarity 7-0 (GPIO_POL[7:0]) in the General Purpose I/O Configuration Register (GPIO_CFG).		
	<b>Note:</b> The GPIO must be configured as an input for this function to operate. For the clear function, GPIO inputs are edge sensitive and must be active for greater than 40 ns to be recognized.		
10:8	GPIO 1588 Timer Interrupt A Clear Select (GPIO_1588_TIMER_INT_A_CLEAR_SEL[2:0]) These bits determine which GPIO is used to clear the 1588_TIMER_INT_A bit of the 1588 Interrupt Status Register (1588_INT_STS).	R/W	000b
	Note: The IEEE 1588 Unit supports 8 GPIO signals.		
7:6	RESERVED	RO	-
5:4	<b>Clock Event Channel B Mode (CLOCK_EVENT_B)</b> These bits determine the output on Clock Event Channel B when a Clock Tar- get compare event occurs.	R/W	00b
	00: 100ns pulse output 01: Toggle output 10: 1588_TIMER_INT_B bit value in 1588_INT_STS_EN register output 11: RESERVED		
	<b>Note:</b> The General Purpose I/O Configuration Register (GPIO_CFG) is used to enable the clock event onto the GPIO pins as well as to set the polarity and output buffer type.		
3:2	<b>Clock Event Channel A Mode (CLOCK_EVENT_A)</b> These bits determine the output on Clock Event Channel A when a Clock Tar- get compare event occurs.	R/W	00b
	00: 100ns pulse output 01: Toggle output 10: 1588_TIMER_INT_A bit value in 1588_INT_STS_EN register output 11: RESERVED		
	<b>Note:</b> The General Purpose I/O Configuration Register (GPIO_CFG) is used to enable the clock event onto the GPIO pins as well as to set the polarity and output buffer type.		

Bits	Description	Туре	Default
1	Reload/Add B (RELOAD_ADD_B)         This bit determines the course of action when a Clock Target compare event for Clock Event Channel B occurs.         When set, the 1588 Clock Target x Seconds Register (1588_CLOCK_TAR-GET_SEC_x) and 1588 Clock Target x NanoSeconds Register (1588_CLOCK_TARGET_NS_x) are loaded from the 1588 Clock Target x Reload / Add Seconds Register (1588_CLOCK_TARGET_RELOAD_SEC_x) and 1588 Clock Target x Reload / Add NanoSeconds Register (1588_CLOCK_TARGET_RELOAD_NS_x) x=B.         When low, the Clock Target Registers are incremented by the Clock Target Reload Registers.         0: Increment upon a clock target compare event	R/W	Ob
	1: Reload upon a clock target compare event		
0	<b>Reload/Add A (RELOAD_ADD_A)</b> This bit determines the course of action when a Clock Target compare event for Clock Event Channel A occurs.	R/W	0b
	When set, the 1588 Clock Target x Seconds Register (1588_CLOCK_TAR- GET_SEC_x) and 1588 Clock Target x NanoSeconds Register (1588_CLOCK_TARGET_NS_x) are loaded from the 1588 Clock Target x Reload / Add Seconds Register (1588_CLOCK_TARGET_RELOAD_SEC_x) and 1588 Clock Target x Reload / Add NanoSeconds Register (1588_CLOCK_TARGET_RELOAD_NS_x) x=A.		
	When low, the Clock Target Registers are incremented by the Clock Target Reload Registers.		
	0: Increment upon a clock target compare event 1: Reload upon a clock target compare event		

### 15.8.3 1588 INTERRUPT STATUS REGISTER (1588\_INT\_STS)

Offset:	108h	Size:	32 bits
Bank:	na		

This read/write register contains the 1588 interrupt status bits.

Writing a 1 to a interrupt status bits acknowledges and clears the individual interrupt. If enabled in the 1588 Interrupt Enable Register (1588\_INT\_EN), these interrupt bits are cascaded into the 1588 Interrupt Event (1588\_EVNT) bit of the Interrupt Status Register (INT\_STS). Status bits will still reflect the status of the interrupt source regardless of whether the source is enabled as an interrupt. The 1588 Interrupt Event Enable (1588\_EVNT\_EN) bit of the Interrupt Enable Register (INT\_EN) must also be set in order for an actual system level interrupt to occur. Refer to Section 8.0, "System Interrupts," on page 88 for additional information.

Bits	Description	Туре	Default
31:24	<b>1588 GPIO Falling Edge Interrupt (1588_GPIO_FE_INT[7:0])</b> This interrupt indicates that a falling event occurred and the 1588 Clock was captured.	R/WC	00h
	<ul> <li>Note: As 1588 capture inputs, GPIO inputs are edge sensitive and must be low for greater than 40 ns to be recognized as interrupt inputs.</li> <li>These bits can also be set due to a manual capture via 1588 Manual Capture (1588_MANUAL_CAPTURE).</li> </ul>		
23:16	<b>1588 GPIO Rising Edge Interrupt (1588_GPIO_RE_INT[7:0])</b> This interrupt indicates that a rising event occurred and the 1588 Clock was captured.	R/WC	00h
	<ul> <li>Note: As 1588 capture inputs, GPIO inputs are edge sensitive and must be high for greater than 40 ns to be recognized as interrupt inputs.</li> <li>These bits can also be set due to a manual capture via 1588 Manual Capture (1588_MANUAL_CAPTURE).</li> </ul>		
15	RESERVED	RO	-
14:12	<b>1588 TX Timestamp Interrupt (1588_TX_TS_INT[2:0])</b> This interrupt (one bit per port) indicates that a PTP packet was transmitted and its egress time stored. Up to four events, as indicated by the 1588 TX Timestamp Count (1588_TX_TS_CNT[2:0]) field in the 1588 Port x Capture Information Register (1588_CAP_INFO_x), are buffered per port.	R/WC	000b
11	RESERVED	RO	-
10:8	<b>1588 RX Timestamp Interrupt (1588_RX_TS_INT[2:0])</b> This interrupt (one bit per port) indicates that a PTP packet was received and its ingress time and associated data stored. Up to four events, as indicated by the 1588 RX Timestamp Count (1588_RX_TS_CNT[2:0]) field in the 1588 Port x Capture Information Register (1588_CAP_INFO_x), are buffered per port.	R/WC	000Ь
7:2	RESERVED	RO	-

Bits	Description		Туре	Default
1	<b>1588 Timer Interrupt B (1588_TIMER_INT_B)</b> This interrupt indicates that the 1588 clock equaled or passed the Clock Event Channel B Clock Target value in the 1588 Clock Target x Seconds Register (1588_CLOCK_TARGET_SEC_x) and 1588 Clock Target x Nano- Seconds Register (1588_CLOCK_TARGET_NS_x) x=B.		R/WC	Ob
	Note: This bit is also cleared by an active For the clear function, GPIO inputs a active for greater than 40 ns to be r	re edge sensitive and must be		
0	<b>1588 Timer Interrupt A (1588_TIMER_INT_A)</b> This interrupt indicates that the 1588 clock equaled or passed the Clock Event Channel A Clock Target value in the 1588 Clock Target x Seconds Register (1588_CLOCK_TARGET_SEC_x) and 1588 Clock Target x Nano- Seconds Register (1588_CLOCK_TARGET_NS_x) x=A.		R/WC	Ob
	Note: This bit is also cleared by an active For the clear function, GPIO inputs a active for greater than 40 ns to be r	re edge sensitive and must be		

### 15.8.4 1588 INTERRUPT ENABLE REGISTER (1588\_INT\_EN)

Offset:	10Ch	Size:	32 bits
Bank:	na		

This read/write register contains the 1588 interrupt enable bits.

If enabled, these interrupt bits are cascaded into the 1588 Interrupt Event (1588\_EVNT) bit of the Interrupt Status Register (INT\_STS). Writing a 1 to an interrupt enable bits will enable the corresponding interrupt as a source. Status bits will still reflect the status of the interrupt source regardless of whether the source is enabled as an interrupt in this register. The 1588 Interrupt Event Enable (1588\_EVNT\_EN) bit of the Interrupt Enable Register (INT\_EN) must also be set in order for an actual system level interrupt to occur. Refer to Section 8.0, "System Interrupts," on page 88 for additional information.

Bits	Description	Туре	Default
31:24	1588 GPIO Falling Edge Interrupt Enable (1588_GPIO_FE_EN[7:0])	R/W	00h
23:16	1588 GPIO Rising Edge Interrupt Enable (1588_GPIO_RE_EN[7:0])	R/W	00h
15	RESERVED	RO	-
14:12	1588 TX Timestamp Enable (1588_TX_TS_EN[2:0])	R/W	000b
11	RESERVED	RO	-
10:8	1588 RX Timestamp Enable (1588_RX_TS_EN[2:0])	R/W	000b
7:2	RESERVED	RO	-
1	1588 Timer B Interrupt Enable (1588_TIMER_EN_B)	R/W	0b
0	1588 Timer A Interrupt Enable (1588_TIMER_EN_A)	R/W	0b

### 15.8.5 1588 CLOCK SECONDS REGISTER (1588\_CLOCK\_SEC)

Offset:	110h	Size:	32 bits
Bank:	na		

This register contains the seconds portion of the 1588 Clock. It is used to read the 1588 Clock following the setting of the Clock Read (1588\_CLOCK\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) and to directly change the 1588 Clock when the Clock Load (1588\_CLOCK\_LOAD) bit is set.

Bits	Description	Туре	Default
31:0	<b>Clock Seconds (1588_CLOCK_SEC)</b> This field contains the seconds portion of the 1588 Clock.	R/W	00000000h

**Note:** The value read is the saved value of the 1588 Clock when the Clock Read (1588\_CLOCK\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) is set.

### 15.8.6 1588 CLOCK NANOSECONDS REGISTER (1588\_CLOCK\_NS)

Offset:	114h	Size:	32 bits
Bank:	na		

This register contains the nanoseconds portion of the 1588 Clock. It is used to read the 1588 Clock following the setting of the Clock Read (1588\_CLOCK\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) and to directly change the 1588 Clock when the Clock Load (1588\_CLOCK\_LOAD) bit is set.

Bits	Description	Туре	Default
31:30	RESERVED	RO	-
29:0	<b>Clock NanoSeconds (1588_CLOCK_NS)</b> This field contains the nanoseconds portion of the 1588 Clock.	R/W	00000000h

**Note:** The value read is the saved value of the 1588 Clock when the Clock Read (1588\_CLOCK\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) is set.

### 15.8.7 1588 CLOCK SUB-NANOSECONDS REGISTER (1588\_CLOCK\_SUBNS)

Offset:	118h	Size:	32 bits
Bank:	na		

This register contains the sub-nanoseconds portion of the 1588 Clock. It is used to read the 1588 Clock following the setting of the Clock Read (1588\_CLOCK\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) and to directly change the 1588 Clock when the Clock Load (1588\_CLOCK\_LOAD) bit is set.

Bits	Description	Туре	Default
31:0	Clock Sub-NanoSeconds (1588_CLOCK_SUBNS) This field contains the sub-nanoseconds portion of the 1588 Clock.	R/W	00000000h

**Note:** The value read is the saved value of the 1588 Clock when the Clock Read (1588\_CLOCK\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) is set.

### 15.8.8 1588 CLOCK RATE ADJUSTMENT REGISTER (1588\_CLOCK\_RATE\_ADJ)

Offset:	11Ch	Size:	32 bits
Bank:	na		

This register is used to adjust the rate of the 1588 Clock. Every 10 ns, 1588 Clock is normally incremented by 10 ns. This register is used to occasionally change that increment to 9 or 11 ns.

Bits	Description	Туре	Default
31	<b>Clock Rate Adjustment Direction (1588_CLOCK_RATE_ADJ_DIR)</b> This field specifies if the 1588 Rate Adjustment causes the 1588 Clock to be faster or slower than the reference clock.	R/W	Ob
	0 = slower (1588 Clock increments by 9 ns) 1 = faster (1588 Clock increments by 11 ns)		
30	RESERVED	RO	-
29:0	<b>Clock Rate Adjustment Value (1588_CLOCK_RATE_ADJ_VALUE)</b> This field indicates an adjustment to the reference clock period of the 1588 Clock in units of 2 <sup>-32</sup> ns. On each 10 ns reference clock cycle, this value is added to the 32-bit sub-nanoseconds portion of the 1588 Clock. When the sub-nanoseconds portion wraps around to zero, the 1588 Clock will be adjusted by 1ns.	R/W	00000000h

### 15.8.9 1588 CLOCK TEMPORARY RATE ADJUSTMENT REGISTER (1588\_CLOCK\_TEMP\_RATE\_ADJ)

Offset:	120h	Size:	32 bits
Bank:	na		

This register is used to temporarily adjust the rate of the 1588 Clock. Every 10 ns, 1588 Clock is normally incremented by 10 ns. This register is used to occasionally change that increment to 9 or 11 ns.

Bits	Description	Туре	Default
31	Clock Temporary Rate Adjustment Direction (1588_CLOCK_TEMP_RATE_ADJ_DIR) This field specifies if the 1588 Temporary Rate Adjustment causes the 1588 Clock to be faster or slower than the reference clock. 0 = slower (1588 Clock increments by 9 ns) 1 = faster (1588 Clock increments by 11 ns)	R/W	Ob
30	RESERVED	RO	-
29:0	Clock Temporary Rate Adjustment Value (1588_CLOCK_TEMP_RATE_ADJ_VALUE) This field indicates a temporary adjustment to the reference clock period of the 1588 Clock in units of 2 <sup>-32</sup> ns. On each 10ns reference clock cycle, this value is added to the 32-bit sub-nanoseconds portion of the 1588 Clock. When the sub-nanoseconds portion wraps around to zero, the 1588 Clock will be adjusted by 1ns (a 9 or 11 ns increment instead of the normal 10ns).	R/W	00000000h

#### 15.8.10 1588 CLOCK TEMPORARY RATE DURATION REGISTER (1588\_CLOCK\_TEMP\_RATE\_DURATION)

Offset:	124h	Size:	32 bits
Bank:	na		

This register specifies the active duration of the temporary clock rate adjustment.

Bits	Description	Туре	Default
31:0	<b>Clock Temporary Rate Duration</b> (1588_CLOCK_TEMP_RATE_DURATION) This field specifies the duration of the temporary rate adjustment in reference clock cycles.	R/W	00000000h

### 15.8.11 1588 CLOCK STEP ADJUSTMENT REGISTER (1588\_CLOCK\_STEP\_ADJ)

Offset:	128h	Size:	32 bits
Bank:	na		

This register is used to perform a one-time adjustment to either the seconds portion or the nanoseconds portion of the 1588 Clock. The amount and direction can be specified.

Bits	Description	Туре	Default
31	Clock Step Adjustment Direction (1588_CLOCK_STEP_ADJ_DIR) This field specifies if the Clock Step Adjustment Value (1588_CLOCK STEP_ADJ_VALUE) is added to or subtracted from the 1588 Clock.		0b
	0 = subtracted 1 = added		
	Note: Only addition is supported for the nanoseconds portion of the 1588 Clock		
30	RESERVED	RO	-
29:0	<b>Clock Step Adjustment Value (1588_CLOCK_STEP_ADJ_VALUE)</b> When the nanoseconds portion of the 1588 Clock is being adjusted, this field specifies the amount to add. This is in lieu of the normal 9, 10 or 11 ns incre- ment.	R/W	00000000h
	When the seconds portion of the 1588 Clock is being adjusted, the lower 4 bits of this field specify the amount to add to or subtract.		

#### 15.8.12 1588 CLOCK TARGET X SECONDS REGISTER (1588\_CLOCK\_TARGET\_SEC\_X)

Offset:	Channel A: 12Ch	Size:	32 bits
	Channel B: 13Ch		
Bank:	Channel A: na		
	Channel B: na		

This read/write register combined with 1588 Clock Target x NanoSeconds Register (1588\_CLOCK\_TARGET\_NS\_x) form the 1588 Clock Target value. The 1588 Clock Target value is compared to the current 1588 Clock value and can be used to trigger an interrupt upon at match. Refer to Section 15.4, "1588 Clock Events" for additional information.

Bits	Description	Туре	Default
31:0	<b>Clock Target Seconds (CLOCK_TARGET_SEC)</b> This field contains the seconds portion of the 1588 Clock Compare value.	R/W	00000000h

**Note:** Both this register and the 1588 Clock Target x NanoSeconds Register (1588\_CLOCK\_TARGET\_NS\_x) must be written for either to be affected.

- Note: The value read is the saved value of the 1588 Clock Target when the Clock Target Read (1588\_CLOCK\_TARGET\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) is set.
- **Note:** When the Clock Target Read (1588\_CLOCK\_TARGET\_READ) bit is set, the previous value written to this register is overwritten. Normally, a read command should not be requested in between writing this register and the 1588 Clock Target x NanoSeconds Register (1588\_CLOCK\_TARGET\_NS\_x).

#### 15.8.13 1588 CLOCK TARGET X NANOSECONDS REGISTER (1588\_CLOCK\_TARGET\_NS\_X)

Offset:	Channel A: 130h	Size:	32 bits
	Channel B: 140h		
Bank:	Channel A: na		
	Channel B: na		

This read/write register combined with 1588 Clock Target x Seconds Register (1588\_CLOCK\_TARGET\_SEC\_x) form the 1588 Clock Target value. The 1588 Clock Target value is compared to the current 1588 Clock value and can be used to trigger an interrupt upon at match. Refer to Section 15.4, "1588 Clock Events" for additional information.

Bits	Description	Туре	Default
31:30	RESERVED	RO	-
29:0	<b>Clock Target NanoSeconds (CLOCK_TARGET_NS)</b> This field contains the nanoseconds portion of the 1588 Clock Compare value.	R/W	00000000h

**Note:** Both this register and the 1588 Clock Target x Seconds Register (1588\_CLOCK\_TARGET\_SEC\_x) must be written for either to be affected.

Note: The value read is the saved value of the 1588 Clock Target when the Clock Target Read (1588\_CLOCK\_TARGET\_READ) bit in the 1588 Command and Control Register (1588\_CMD\_CTL) is set.

**Note:** When the Clock Target Read (1588\_CLOCK\_TARGET\_READ) bit is set, the previous value written to this register is overwritten. Normally, a read command should not be requested in between writing this register and the 1588 Clock Target x Seconds Register (1588\_CLOCK\_TARGET\_SEC\_x).

#### 15.8.14 1588 CLOCK TARGET X RELOAD / ADD SECONDS REGISTER (1588\_CLOCK\_TARGET\_RELOAD\_SEC\_X)

Offset:	Channel A: 134h	Size:	32 bits
	Channel B: 144h		
Bank:	Channel A: na		
	Channel B: na		

This read/write register combined with 1588 Clock Target x Reload / Add NanoSeconds Register (1588\_CLOCK\_TAR-GET\_RELOAD\_NS\_x) form the 1588 Clock Target Reload value. The 1588 Clock Target Reload is the value that is reloaded or added to the 1588 Clock Compare value when a clock compare event occurs. Refer to Section 15.4, "1588 Clock Events" for additional information.

Bits	Description	Туре	Default
31:0	<b>Clock Target Reload Seconds (CLOCK_TARGET_RELOAD_SEC)</b> This field contains the seconds portion of the 1588 Clock Target Reload value that is reloaded to the 1588 Clock Compare value.	R/W	00000000h

**Note:** Both this register and the 1588 Clock Target x Reload / Add NanoSeconds Register (1588\_CLOCK\_TAR-GET\_RELOAD\_NS\_x) must be written for either to be affected.

#### 15.8.15 1588 CLOCK TARGET X RELOAD / ADD NANOSECONDS REGISTER (1588\_CLOCK\_TARGET\_RELOAD\_NS\_X)

Offset:	Channel A: 138h	Size:	32 bits
	Channel B: 148h		
Bank:	Channel A: na		
	Channel B: na		

This read/write register combined with 1588 Clock Target x Reload / Add Seconds Register (1588\_CLOCK\_TAR-GET\_RELOAD\_SEC\_x) form the 1588 Clock Target Reload value. The 1588 Clock Target Reload is the value that is reloaded or added to the 1588 Clock Compare value when a clock compare event occurs. Refer to Section 15.4, "1588 Clock Events" for additional information.

Bits	Description		Default
31:30	RESERVED	RO	-
29:0	<b>Clock Target Reload NanoSeconds (CLOCK_TARGET_RELOAD_NS)</b> This field contains the nanoseconds portion of the 1588 Clock Target Reload value that is reloaded to the 1588 Clock Compare value.	R/W	00000000h

**Note:** Both this register and the 1588 Clock Target x Reload / Add Seconds Register (1588\_CLOCK\_TAR-GET\_RELOAD\_SEC\_x) must be written for either to be affected.

#### 15.8.16 1588 USER MAC ADDRESS HIGH-WORD REGISTER (1588\_USER\_MAC\_HI)

Offset:	14Ch	Size:	32 bits
Bank:	na		

This read/write register combined with the 1588 User MAC Address Low-DWORD Register (1588\_USER\_MAC\_LO) forms the 48-bit user defined MAC address. The Auxiliary MAC address can be enabled for each protocol via their respective User Defined MAC Address Enable bit in the 1588 Port x RX Parsing Configuration Register (1588\_RX-\_PARSE\_CONFIG\_x).

Bits	Description		Туре	Default
31:16	RESER	VED	RO	-
15:0	This fiel	<b>User MAC Address High (USER_MAC_HI)</b> This field contains the high 16 bits of the user defined MAC address used for PTP packet detection.		0000h
	Note:	The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

### 15.8.17 1588 USER MAC ADDRESS LOW-DWORD REGISTER (1588\_USER\_MAC\_LO)

Offset:	150h	Size:	32 bits
Bank:	na		

This read/write register combined with the 1588 User MAC Address High-WORD Register (1588\_USER\_MAC\_HI) forms the 48-bit user defined MAC address. The Auxiliary MAC address can be enabled for each protocol via their respective User Defined MAC Address Enable bit in the 1588 Port x RX Parsing Configuration Register (1588\_RX-\_PARSE\_CONFIG\_x).

Bits	Description		Туре	Default
31:0	This fiel	AC Address Low (USER_MAC_LO) d contains the low 32 bits of the user defined MAC address used for cket detection.	R/W	00000000h
	Note:	The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

### 15.8.18 1588 BANK PORT GPIO SELECT REGISTER (1588\_BANK\_PORT\_GPIO\_SEL)

Offset:	
Bank:	

154h na

Size:

32 bits

Bits	Description	Туре	Default
31:11	RESERVED	RO	-
10:8	<b>GPIO Select (GPIO_SEL[2:0])</b> This field specifies which GPIO the various GPIO x registers will access.	R/W	000b
7:6	RESERVED	RO	-
5:4	<b>Port Select (PORT_SEL[1:0])</b> This field specifies which port the various Port x registers will access.	R/W	00b
3	RESERVED	RO	-
2:0	Bank Select (BANK_SEL[2:0]         This field specifies which bank of registers is accessed.         000: Ports General         001: Ports RX         010: Ports TX         011: GPIOs         1xx: Reserved	R/W	000Ь

### 15.8.19 1588 PORT X LATENCY REGISTER (1588\_LATENCY\_X)

Offset:	158h	Size:	32 bits
Bank:	0		

Bits	Description	Туре	Default
31:16	<ul> <li>TX Latency (TX_LATENCY[15:0])</li> <li>This field specifies the egress delay in nanoseconds between the PTP time- stamp point and the network medium. The setting is used to adjust the inter- nally captured 1588 clock value such that the resultant timestamp more accurately corresponds to the start of the frame's first symbol after the SFD on the network medium.</li> <li>The value depends on the port mode. Typical values are:</li> </ul>	R/W	20 for Port 0 Note 2 95 for Port 1 Note 3 95 for Port 2 Note 4
	<ul> <li>100BASE-TX: 95ns</li> <li>100BASE-FX: 68ns plus the receive latency of the fiber transceiver</li> <li>10BASE-T: 1139ns</li> <li>100Mbps MII: 20ns plus any external receive latency</li> <li>10Mbps MII: 380ns plus any external receive latency</li> <li>200Mbps TMII: 0ns plus any external receive latency</li> <li>100Mbps RMII: 20ns plus any external receive latency</li> <li>100Mbps RMII: 20ns plus any external receive latency</li> <li>100Mbps RMII: 20ns plus any external receive latency</li> </ul>		
	Note: The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
15:0	<b>RX Latency (RX_LATENCY[15:0])</b> This field specifies the ingress delay in nanoseconds between the network medium and the PTP timestamp point. The setting is used to adjust the inter- nally captured 1588 clock value such that the resultant timestamp more accu- rately corresponds to the start of the frame's first symbol after the SFD on the network medium.	R/W	20 for Port 0 Note 2 285 for Port 1 Note 3 285 for Port 2
	<ul> <li>The value depends on the port mode. Typical values are:</li> <li>100BASE-TX: 285ns</li> <li>100BASE-FX: 231ns plus the receive latency of the fiber transceiver</li> <li>10BASE-T: 1674ns</li> <li>100Mbps MII: 20ns plus any external receive latency</li> <li>10Mbps MII: 20ns plus any external receive latency</li> <li>200Mbps TMII: 20ns plus any external receive latency</li> <li>200Mbps RMII: 70ns plus any external receive latency</li> <li>100Mbps RMII: 440ns plus any external receive latency</li> <li>10Mbps RMII: 440ns plus any external receive latency</li> </ul>		Note 4

- **Note 2:** The default value is appropriate for 100Mbps MII mode. For other modes (e.g., TMII or RMII) the proper value needs to be set, via S/W or EEPROM, based upon the speed and clock direction.
- Note 3: The default value is appropriate for 100BASE-TX mode. For other modes (e.g., 100BASE-FX, 10BASE-T, TMII or RMII) the proper value needs to be set, via S/W or EEPROM, based upon the speed, clock direction, etc.
- **Note 4:** The default value is appropriate for 100BASE-TX mode. For other modes (100BASE-FX or 10BASE-T) the proper value needs to be set, via S/W or EEPROM.

#### 15.8.20 1588 PORT X ASYMMETRY AND PEER DELAY REGISTER (1588\_ASYM\_PEERDLY\_X)

Offset:	15Ch	Size:	32 bits
Bank:	0		

Bits	Description	Туре	Default
31:16	<b>Port Delay Asymmetry (DELAY_ASYM[15:0])</b> This field specifies the previously known delay asymmetry in nanoseconds.	R/W	0000h
	This is a signed 2's complement number. Positive values occur when the master-to-slave or responder-to-requestor propagation time is longer than the slave-to-master or requestor-to-responder propagation time.		
	Note: The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
15:0	<b>RX Peer Delay (RX_PEER_DELAY[15:0])</b> This field specifies the measured peer delay in nanoseconds used during peer-to-peer mode.	R/W	0000h

### 15.8.21 1588 PORT X CAPTURE INFORMATION REGISTER (1588\_CAP\_INFO\_X)

Offset:	160h	Size:	32 bits
Bank:	0		

This read only register provides information about the receive and transmit capture buffers.

Bits	Description	Туре	Default
31:7	RESERVED	RO	-
6:4	<b>1588 TX Timestamp Count (1588_TX_TS_CNT[2:0])</b> This field indicates how many transmit timestamps are available to be read. It is incremented when a PTP packet is transmitted and decremented when the appropriate 1588 TX Timestamp Interrupt (1588_TX_TS_INT[2:0]) bit is writ- ten with a 1.	RO	000Ь
3	RESERVED	RO	-
2:0	<b>1588 RX Timestamp Count (1588_RX_TS_CNT[2:0])</b> This field indicates how many receive timestamps are available to be read. It is incremented when a PTP packet is received and decremented when the appropriate 1588 RX Timestamp Interrupt (1588_RX_TS_INT[2:0]) bit is writ- ten with a 1.	RO	000Ь

15.8.22 1588 PORT X RX PARSING CONFIGURATION REGISTER (1588\_RX\_PARSE\_CONFIG\_X)

Offset:	158h	Size:	32 bits
Bank:	1		

This register is used to configure the PTP receive message detection.

Bits	Description	Туре	Default
31:15	RESERVED	RO	-
14	<b>RX Layer 2 Address 1 Enable (RX_LAYER2_ADD1_EN)</b> This bit enables the Layer 2 MAC address of 01:80:C2:00:00:0E for PTP packets.		1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
13	<b>RX Layer 2 Address 2 Enable (RX_LAYER2_ADD2_EN)</b> This bit enables the Layer 2 MAC address of 01:1B:19:00:00:00 for PTP packets.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
12	<b>RX Address 1 Enable (RX_ADD1_EN)</b> This bit enables the IPv4 MAC address of 01:00:5E:00:01:81 and IPv4 destination address of 224.0.1.129 for PTP packets.	R/W	1b
	This bit enables the IPv6 MAC address of 33:33:00:00:01:81 and IPv6 destination address of FF0X:0:0:0:0:0:0:181 for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
11	<b>RX Address 2 Enable (RX_ADD2_EN)</b> This bit enables the IPv4 MAC address of 01:00:5E:00:01:82 and IPv4 destination address of 224.0.1.130 for PTP packets.	R/W	0b
	This bit enables the IPv6 MAC address of 33:33:00:00:01:82 and IPv6 destination address of FF0X:0:0:0:0:0:0:182 for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

Bits	Description	Туре	Default
10	<b>RX Address 3 Enable (RX_ADD3_EN)</b> This bit enables the IPv4 MAC address of 01:00:5E:00:01:83 and IPv4 destination address of 224.0.1.131 for PTP packets.	R/W	0b
	This bit enables the IPv6 MAC address of 33:33:00:00:01:83 and IPv6 destination address of FF0X:0:0:0:0:0:0:183 for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
9	<b>RX Address 4 Enable (RX_ADD4_EN)</b> This bit enables the IPv4 MAC address of 01:00:5E:00:01:84 and IPv4 destination address of 224.0.1.132 for PTP packets.	R/W	0b
	This bit enables the IPv6 MAC address of 33:33:00:00:01:84 and IPv6 destination address of FF0X:0:0:0:0:0:0:184 for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
8	<b>RX Address 5 Enable (RX_ADD5_EN)</b> This bit enables the IPv4 MAC address of 01:00:5e:00:00:6B and IPv4 destination address of 224.0.0.107 for PTP packets.	R/W	1b
	This bit enables the IPv6 MAC address of 33:33:00:00:00:6B and IPv6 destination address of FF02:0:0:0:0:0:0:6B for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
7	<b>RX User Defined Layer 2 MAC Address Enable</b> (RX_LAYER2_USER_MAC_EN) This bit enables a user defined Layer 2 MAC address in PTP messages.	R/W	Ob
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
6	<b>RX User Defined IPv6 MAC Address Enable (RX_IPV6_USER_MAC_EN)</b> This bit enables a user defined IPv6 MAC address in PTP messages.	R/W	0b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
5	<b>RX User Defined IPv4 MAC Address Enable (RX_IPV4_USER_MAC_EN)</b> This bit enables the user defined IPv4 MAC address in PTP messages. The address is defined via the 1588 User MAC Address High-WORD Register (1588_USER_MAC_HI) and the 1588 User MAC Address Low-DWORD Register (1588_USER_MAC_LO).	R/W	Ob
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

Bits	Description	Туре	Default
4	<b>RX IP Address Enable (RX_IP_ADDR_EN)</b> This bit enables the checking of the IP destination address in PTP messages for both IPv4 and IPv6 formats.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
3	<b>RX MAC Address Enable (RX_MAC_ADDR_EN)</b> This bit enables the checking of the MAC destination address in PTP mes- sages.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
2	<b>RX Layer 2 Enable (RX_LAYER2_EN)</b> This bit enables the detection of the layer 2 formatted PTP messages.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
1	<b>RX IPv6 Enable (RX_IPV6_EN)</b> This bit enables the detection of the UDP/IPv6 formatted PTP messages.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
0	<b>RX IPv4 Enable (RX_IPV4_EN)</b> This bit enables the detection of the UDP/IPv4 formatted PTP messages.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

### 15.8.23 1588 PORT X RX TIMESTAMP CONFIGURATION REGISTER (1588\_RX\_TIMESTAMP\_CONFIG\_X)

Offset:	15Ch	Size:	32 bits
Bank:	1		

This register is used to configure PTP receive message timestamping.

Bits	Description	Туре	Default
31:24	<b>RX PTP Domain (RX_PTP_DOMAIN[7:0])</b> This field specifies the PTP domain in use. If RX PTP Domain Match Enable (RX_PTP_DOMAIN_EN) is set, the domainNumber in the PTP message must matches the value in this field in order to recorded the ingress time.	R/W	00h
	Note: The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
23	<b>RX PTP Domain Match Enable (RX_PTP_DOMAIN_EN)</b> When this bit is set, the domainNumber in the PTP message is checked against the value in RX PTP Domain (RX_PTP_DOMAIN[7:0]).	R/W	0b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
22	<b>RX PTP Alternate Master Enable (RX_PTP_ALT_MASTER_EN)</b> When this bit is set, the alternateMasterFlag in the PTP message is checked for a zero value.	R/W	0b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
21	<b>RX PTP UDP Checksum Check Disable (RX_PTP_UDP_CHKSUM_DIS)</b> When this bit is cleared, ingress times are not saved and ingress messages are not filtered if the frame has an invalid UDP checksum.	R/W	0b
	When this bit is set, the UDP checksum check is bypassed and the ingress time is saved and ingress messages are filtered regardless.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
20	<b>RX PTP FCS Check Disable (RX_PTP_FCS_DIS)</b> When this bit is cleared, ingress times are not saved and ingress messages are not filtered if the frame has an invalid FCS.	R/W	0b
	When this bit is set, the FCS check is bypassed.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

Bits	Description	Туре	Default
19:16	<b>RX PTP Version (RX_PTP_VERSION[3:0])</b> This field specifies the PTP version in use. A setting of 0 allows any PTP version.	R/W	2h
	Note: The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
15:0	<b>RX PTP Message Type Enable (RX_PTP_MESSAGE_EN[15:0])</b> These bits individually enable timestamping of their respective message types. Bit 0 of this field corresponds to a message type value of 0 (Sync), bit 1 to message type value 1 (Delay_Req), etc.		0000h
	Typically Sync, Delay_Req, PDelay_Req and PDelay_Resp messages are enabled.		

### 15.8.24 1588 PORT X RX TIMESTAMP INSERTION CONFIGURATION REGISTER (1588\_RX\_TS\_INSERT\_CONFIG\_X)

Offset:	160h	Size:	32 bits
Bank:	1		

This register is used to configure PTP message timestamp insertion.

Bits	Description	Туре	Default
31:18	RESERVED	RO	-
17	<b>RX PTP Insert Delay Request Egress in Delay Response Enable</b> (RX_PTP_INSERT_DREQ_DRESP_EN) When this bit is set, the egress time of the last Delay_Req packet is inserted into received Delay_Resp packets.	R/W	Ob
	This bit has no affect if RX_PTP_INSERT_TS_EN is a low or if detection of the Delay_Resp message type is not enabled.		
16	<b>RX PTP Bad UDP Checksum Force Error Disable</b> (RX_PTP_BAD_UDP_CHKSUM_FORCE_ERR_DIS) When this bit is cleared, ingress packets that have an invalid UDP checksum will have a receive symbol error forced if the packet is modified for timestamp or correction field reasons.	R/W	Ob
	When this bit is set, the UDP checksum check is bypassed.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
15	<b>RX PTP Insert Timestamp Seconds Enable</b> (RX_PTP_INSERT_TS_SEC_EN) When RX_PTP_INSERT_TS_EN is set, this bit enables bits 3:0 of the sec- onds portion of the receive ingress time to be inserted into the PTP message. This bit has no affect if RX_PTP_INSERT_TS_EN is a low.	R/W	Ob
14	RESERVED	RO	-
13:8	<b>RX PTP Insert Timestamp Seconds Offset</b> (RX_PTP_INSERT_TS_SEC_OFFSET[5:0]) This field specifies the offset into the PTP header where the seconds portion of the receive ingress time is inserted.	R/W	000101b
	Note: The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
7	<b>RX PTP Insert Timestamp Enable (RX_PTP_INSERT_TS_EN)</b> When set, receive ingress times are inserted into the PTP message.	R/W	Ob
6	RESERVED	RO	-

Bits		Description	Туре	Default
5:0	This fiel	P Insert Timestamp Offset (RX_PTP_INSERT_TS_OFFSET[5:0]) d specifies the offset into the PTP header where the receive ingress nserted.	R/W	010000b
	Note:	The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

15.8.25 1588 PORT X RX CORRECTION FIELD MODIFICATION REGISTER (1588\_RX\_CF\_MOD\_X)

Offset:	164h	Size:	32 bits
Bank:	1		

This register is used to configure RX PTP message correction field modifications.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:0	RX PTP Correction Field Message Type Enable (RX_PTP_CF_MSG_EN[15:0])These bits individually enable correction field modification of their respective message types. Bit 0 of this field corresponds to a message type value of 0 (Sync), bit 1 to message type value 1 (Delay_Req), etc.Typically Sync, Delay_Req, PDelay_Req and PDelay_Resp messages are enabled	R/W	000Fh

15.8.26 1588 PORT X RX FILTER CONFIGURATION REGISTER (1588\_RX\_FILTER\_CONFIG\_X)

Offset:	168h	Size:	32 bits
Bank:	1		

This register is used to configure PTP message filtering.

Bits	Description	Туре	Default
31:19	RESERVED	RO	-
18	<b>RX PTP Alternate Master Filter Enable</b> (RX_PTP_ALT_MASTER_FLTR_EN) This bit enables message filtering based on the alternateMasterFlag flagField bit.	R/W	Ob
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
17	<b>RX PTP Domain Filter Enable (RX_PTP_DOMAIN_FLTR_EN)</b> This bit enables message filtering based on the PTP domain.	R/W	0b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
16	<b>RX PTP Version Filter Enable (RX_PTP_VERSION_FLTR_EN)</b> This bit enables message filtering based on the PTP version.	R/W	0b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
15:0	<b>RX PTP Message Type Filter Enable (RX_PTP_MSG_FLTR_EN[15:0])</b> These bits enable individual message filtering. Bit 0 of this field corresponds to a message type value of 0 (Sync), bit 1 to message type value 1 (Delay_Req), etc.	R/W	0000h
	Typically Delay_Req and Delay_Resp messages are filtered for peer-to-peer transparent clocks.		

15.8.27 1588 PORT X RX INGRESS TIME SECONDS REGISTER (1588\_RX\_INGRESS\_SEC\_X)

Offset:	16Ch	Size:	32 bits
Bank:	1		

This read only register combined with the 1588 Port x RX Ingress Time NanoSeconds Register (1588\_RX\_IN-GRESS\_NS\_x) contains the RX timestamp captures. Up to four captures are buffered.

- **Note:** Values are only valid if the 1588 RX Timestamp Count (1588\_RX\_TS\_CNT[2:0]) field indicates that at least one timestamp is available.
- Note: Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31:0	<b>Timestamp Seconds (TS_SEC)</b> This field contains the seconds portion of the receive ingress time.	RO	00000000h

15.8.28 1588 PORT X RX INGRESS TIME NANOSECONDS REGISTER (1588\_RX\_INGRESS\_NS\_X)

Offset: 170h Size: 32 bits Bank: 1

This read only register combined with the 1588 Port x RX Ingress Time Seconds Register (1588\_RX\_IN-GRESS\_SEC\_x) contains the RX timestamp capture. Up to four captures are buffered.

- **Note:** Values are only valid if the 1588 RX Timestamp Count (1588\_RX\_TS\_CNT[2:0]) field indicates that at least one timestamp is available.
- Note: Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31:30	RESERVED	RO	-
29:0	<b>Timestamp NanoSeconds (TS_NS)</b> This field contains the nanoseconds portion of the receive ingress time.	RO	00000000h

15.8.29 1588 PORT X RX MESSAGE HEADER REGISTER (1588\_RX\_MSG\_HEADER\_X)

Offset:	174h	Size:	32 bits
Bank:	1		

This read only register contains the RX message header. Up to four captures are buffered.

- **Note:** Values are only valid if the 1588 RX Timestamp Count (1588\_RX\_TS\_CNT[2:0]) field indicates that at least one timestamp is available.
- **Note:** Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31:20	<b>Source Port Identity CRC (SRC_PRT_CRC)</b> This field contains the 12-bit CRC of the sourcePortIdentity field of the received PTP packet.	RO	000h
19:16	<b>Message Type (MSG_TYPE)</b> This field contains the messageType field of the received PTP packet.	RO	0h
15:0	Sequence ID (SEQ_ID) This field contains the sequenceld field of the received PTP packet.	RO	0000h

#### 15.8.30 1588 PORT X RX PDELAY\_REQ INGRESS TIME SECONDS REGISTER (1588\_RX\_PDREQ\_SEC\_X)

Offset:	178h	Size:	32 bits
Bank:	1		

This register combined with the 1588 Port x RX Pdelay\_Req Ingress Time NanoSeconds Register (1588\_RX\_P-DREQ\_NS\_x) contains the ingress time of the last Pdelay\_Req message. This register is automatically updated if the Auto Update (AUTO) bit is set.

Bits	Description	Туре	Default
31:4	RESERVED	RO	-
3:0	<b>Timestamp Seconds (TS_SEC)</b> This field contains the seconds portion of the receive ingress time.	R/W	0h

#### 15.8.31 1588 PORT X RX PDELAY\_REQ INGRESS TIME NANOSECONDS REGISTER (1588\_RX\_PDREQ\_NS\_X)

Offset:	17Ch	Size:	32 bits
Bank:	1		

This register combined with the 1588 Port x RX Pdelay\_Req Ingress Time Seconds Register (1588\_RX\_P-DREQ\_SEC\_x) contains the ingress time of the last Pdelay\_Req message. This register is automatically updated if the Auto Update (AUTO) bit is set.

Bits	Description	Туре	Default
31	Auto Update (AUTO) If this bit is set, the TS_NS field in this register, the TS_SEC field in 1588_RX_PDREQ_SEC_x and the CF field in 1588_RX_PDREQ_CF_HI_x / 1588_RX_PDREQ_CF_LO_x are updated when a PDelay_Req message is received. When cleared, S/W is responsible to maintain those fields. Note: The host S/W must not change this bit while the 1588 Enable	R/W	Ob
	(1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
30	RESERVED	RO	-
29:0	Timestamp NanoSeconds (TS_NS) This field contains the nanoseconds portion of the receive ingress time.	R/W	00000000h

#### 15.8.32 1588 PORT X RX PDELAY\_REQ INGRESS CORRECTION FIELD HIGH REGISTER (1588\_RX\_PDREQ\_CF\_HI\_X)

Offset:	180h	Size:	32 bits
Bank:	1		

This register combined with the 1588 Port x RX Pdelay\_Req Ingress Correction Field Low Register (1588\_RX\_P-DREQ\_CF\_LOW\_x) contains the correction field from the last Pdelay\_Req message. Only the nanoseconds portion is used.

This register is automatically updated if the Auto Update (AUTO) bit is set.

Bits	Description	Туре	Default
31:0	<b>Correction Field (CF[63:32])</b> This field contains the upper 32 bits of the correction field.	R/W	00000000h

#### 15.8.33 1588 PORT X RX PDELAY\_REQ INGRESS CORRECTION FIELD LOW REGISTER (1588\_RX\_PDREQ\_CF\_LOW\_X)

Offset:	184h	Size:	32 bits
Bank:	1		

This register combined with the 1588 Port x RX Pdelay\_Req Ingress Correction Field High Register (1588\_RX\_P-DREQ\_CF\_HI\_x) contains the correction field from the last Pdelay\_Req message. Only the nanoseconds portion is used.

This register is automatically updated if the Auto Update (AUTO) bit is set.

Bits	Description	Туре	Default
31:16	<b>Correction Field (CF[31:16])</b> This field contains the low middle 16 bits of the correction field.	R/W	0000h
15:0	RESERVED	RO	-

#### 15.8.34 1588 PORT X RX CHECKSUM DROPPED COUNT REGISTER (1588\_RX\_CHKSUM\_DROPPED\_CNT\_X)

Offset:	188h	Size:	32 bits
Bank:	1		

This register counts the number of packets dropped at ingress due to a bad UDP checksum. The packet will also be counted as an error by the receiving MAC.

Bits		Description	Туре	Default
31:0	Bad Checksum Dropped Count (BAD_CHKSUM_DROPPED_CNT[31:0]) This field is a count of packets dropped at ingress due to a bad UDP check- sum. It can be cleared by writing a zero value at the risk of losing any previ- ous count.		R/W	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

15.8.35 1588 PORT X RX FILTERED COUNT REGISTER (1588\_RX\_FILTERED\_CNT\_X)

Offset:	18Ch	Size:	32 bits
Bank:	1		

This register counts the number of packets filtered at ingress due to Ingress Message Filtering. The packet will also be counted as an error by the receiving MAC.

Bits		Description	Туре	Default
31:0	Filtered Count (FILTERED_CNT[31:0]) This field is a count of packets dropped at ingress due to Ingress Message Filtering. It can be cleared by writing a zero value at the risk of losing any pre- vious count.		R/W	00000000h
	Note:	This counter will stop at its maximum value of FFFF_FFFFh. Minimum rollover time at 100 Mbps is approximately 481 hours.		

15.8.36 1588 PORT X TX PARSING CONFIGURATION REGISTER (1588\_TX\_PARSE\_CONFIG\_X)

Offset:	158h	Size:	32 bits
Bank:	2		

This register is used to configure the PTP transmit message detection.

Note: Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31:15	RESERVED	RO	-
14	<b>TX Layer 2 Address 1 Enable (TX_LAYER2_ADD1_EN)</b> This bit enables the Layer 2 MAC address of 01:80:C2:00:00:0E for PTP packets.		1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
13	TX Layer 2 Address 2 Enable (TX_LAYER2_ADD2_EN) This bit enables the Layer 2 MAC address of 01:1B:19:00:00:00 for PTP packets.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
12	<b>TX Address 1 Enable (TX_ADD1_EN)</b> This bit enables the IPv4 MAC address of 01:00:5E:00:01:81 and IPv4 destination address of 224.0.1.129 for PTP packets.	R/W	1b
	This bit enables the IPv6 MAC address of 33:33:00:00:01:81 and IPv6 desti- nation address of FF0X:0:0:0:0:0:0:181 for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
11	<b>TX Address 2 Enable (TX_ADD2_EN)</b> This bit enables the IPv4 MAC address of 01:00:5E:00:01:82 and IPv4 destination address of 224.0.1.130 for PTP packets.	R/W	0b
	This bit enables the IPv6 MAC address of 33:33:00:00:01:82 and IPv6 destination address of FF0X:0:0:0:0:0:0:182 for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

Bits	Description	Туре	Default
10	<b>TX Address 3 Enable (TX_ADD3_EN)</b> This bit enables the IPv4 MAC address of 01:00:5E:00:01:83 and IPv4 destination address of 224.0.1.131 for PTP packets.	R/W	0b
	This bit enables the IPv6 MAC address of 33:33:00:00:01:83 and IPv6 destination address of FF0X:0:0:0:0:0:0:183 for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
9	<b>TX Address 4 Enable (TX_ADD4_EN)</b> This bit enables the IPv4 MAC address of 01:00:5E:00:01:84 and IPv4 destination address of 224.0.1.132 for PTP packets.	R/W	0b
	This bit enables the IPv6 MAC address of 33:33:00:00:01:84 and IPv6 destination address of FF0X:0:0:0:0:0:0:184 for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
8	<b>TX Address 5 Enable (TX_ADD5_EN)</b> This bit enables the IPv4 MAC address of 01:00:5e:00:00:6B and IPv4 destination address of 224.0.0.107 for PTP packets.	R/W	1b
	This bit enables the IPv6 MAC address of 33:33:00:00:00:6B and IPv6 destination address of FF02:0:0:0:0:0:0:6B for PTP packets.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
7	TX User Defined Layer 2 MAC Address Enable         (TX_LAYER2_USER_MAC_EN)         This bit enables a user defined Layer 2 MAC address in PTP messages.	R/W	0b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
6	<b>TX User Defined IPv6 MAC Address Enable (TX_IPV6_USER_MAC_EN)</b> This bit enables a user defined IPv6 MAC address in PTP messages.	R/W	0b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
5	<b>TX User Defined IPv4 MAC Address Enable (TX_IPV4_USER_MAC_EN)</b> This bit enables the user defined IPv4 MAC address in PTP messages. The address is defined via the 1588 User MAC Address High-WORD Register (1588_USER_MAC_HI) and the 1588 User MAC Address Low-DWORD Register (1588_USER_MAC_LO).	R/W	Ob
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

Bits	Description	Туре	Default
4	<b>TX IP Address Enable (TX_IP_ADDR_EN)</b> This bit enables the checking of the IP destination address in PTP messages for both IPv4 and IPv6 formats.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
3	<b>TX MAC Address Enable (TX_MAC_ADDR_EN)</b> This bit enables the checking of the MAC destination address in PTP mes- sages.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
2	<b>TX Layer 2 Enable (TX_LAYER2_EN)</b> This bit enables the detection of the layer 2 formatted PTP messages.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
1	<b>TX IPv6 Enable (TX_IPV6_EN)</b> This bit enables the detection of the UDP/IPv6 formatted PTP messages.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
0	<b>TX IPv4 Enable (TX_IPV4_EN)</b> This bit enables the detection of the UDP/IPv4 formatted PTP messages.	R/W	1b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

### 15.8.37 1588 PORT X TX TIMESTAMP CONFIGURATION REGISTER (1588\_TX\_TIMESTAMP\_CONFIG\_X)

Offset:	15Ch	Size:	32 bits
Bank:	2		

This register is used to configure PTP transmit message timestamping.

**Note:** Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31:24	<b>TX PTP Domain (TX_PTP_DOMAIN[7:0])</b> This field specifies the PTP domain in use. If TX PTP Domain Match Enable (TX_PTP_DOMAIN_EN) is set, the domainNumber in the PTP message must match the value in this field in order to recorded the egress time.	R/W	00h
	Note: The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
23	<b>TX PTP Domain Match Enable (TX_PTP_DOMAIN_EN)</b> When this bit is set, the domainNumber in the PTP message is checked against the value in TX PTP Domain (TX_PTP_DOMAIN[7:0]).	R/W	0b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
22	<b>TX PTP Alternate Master Enable (TX_PTP_ALT_MASTER_EN)</b> When this bit is set, the alternateMasterFlag in the PTP message is checked for a zero value.	R/W	0b
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
21	<b>TX PTP UDP Checksum Check Disable (TX_PTP_UDP_CHKSUM_DIS)</b> When this bit is cleared, egress times are not saved if the frame has an invalid UDP checksum.	R/W	Ob
	When this bit is set, the UDP checksum check is bypassed and the egress time is saved regardless.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
20	<b>TX PTP FCS Check Disable (TX_PTP_FCS_DIS)</b> When this bit is cleared, egress times are not saved if the frame has an invalid FCS.	R/W	0b
	When this bit is set, the FCS check is bypassed.		
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

Bits	Description	Туре	Default
19:16	<b>TX PTP Version (TX_PTP_VERSION[3:0])</b> This field specifies the PTP version in use. A setting of 0 allows any PTP version.	R/W	2h
	Note: The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
15:0	<b>TX PTP Message Type Enable (TX_PTP_MESSAGE_EN[15:0])</b> These bits individually enable timestamping of their respective message types. Bit 0 of this field corresponds to a message type value of 0 (Sync), bit 1 to message type value 1 (Delay_Req), etc.	R/W	0000h
	Typically Sync, Delay_Req, PDelay_Req and PDelay_Resp messages are enabled		

### 15.8.38 1588 PORT X TX MODIFICATION REGISTER (1588\_TX\_MOD\_X)

Offset:	164h	Size:	32 bits
Bank:	2		

This register is used to configure TX PTP message modifications.

Note: Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31	<b>TX PTP Clear Four Byte Reserved Field (TX_PTP_CLR_4_RSVRD)</b> This bit enables the clearing of the four byte reserved field if the frame was modified on transmission.	R/W	0b
30	<b>TX PTP Suppress Timestamps when Correction Field Adjusted</b> (TX_PTP_SUPP_CF_TS) This bit prevents egress times from being saved if correction field modifica- tion is done. This is used to suppress timestamps from frames forwarded across the switch.		Ob
	Note: The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
29	TX PTP Pdelay_Resp Message Turnaround Time Insertion (TX_PTP_PDRESP_TA_INSERT)	R/W	0b
	<b>Note:</b> This bit enables the turnaround time between the received Pdelay_Req and the transmitted Pdelay_Resp to be inserted into the correction field of Pdelay_Resp messages sent by the Host.		
28	TX PTP Sync Message Egress Time Insertion (TX_PTP_SYNC_TS_INSERT)         This bit enables the egress time to be inserted into the originTimestamp field of Sync messages sent by the Host.	R/W	Ob
27:22	<b>TX PTP 4 Reserved Bytes Offset (TX_PTP_4_RSVD_OFFSET[5:0])</b> This field specifies the offset into the PTP header of the four reserved bytes which the transmitter would clear if enabled.	R/W	010000b
	Note: The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		
21:16	<b>TX PTP 1 Reserved Byte Offset (TX_PTP_1_RSVD_OFFSET[5:0])</b> This field specifies the offset into the PTP header where the transmitter can retrieve the seconds portion of the ingress time.	R/W	000101b
	Note: The host S/W must not change this field while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

Bits	Description	Туре	Default
15:0	TX PTP Correction Field Message Type Enable (TX_PTP_CF_MSG_EN[15:0])These bits individually enable correction field modification of their respective message types. Bit 0 of this field corresponds to a message type value of 0 (Sync), bit 1 to message type value 1 (Delay_Req), etc.Typically Sync, Delay_Req, PDelay_Req and PDelay_Resp messages are enabled	R/W	000Fh

### 15.8.39 1588 PORT X TX MODIFICATION REGISTER 2 (1588\_TX\_MOD2\_X)

Offset:	168h	Size:	32 bits
Bank:	2		

This register is used to configure TX PTP message modifications.

Note: Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits		Description	Туре	Default
31:1	RESER	VED	RO	-
0	(TX_PT This bit	<b>Clear UDP/IPv4 Checksum Enable</b> <b>P_CLR_UDPV4_CHKSUM)</b> enables the clearing of the UDP/IPv4 checksum when Pdelay_Resp e Turnaround Time Insertion or Sync Message Egress Time Insertion ed.	R/W	Ob
	Note:	The host S/W must not change this bit while the 1588 Enable (1588_ENABLE) bit in 1588 Command and Control Register (1588_CMD_CTL) is set.		

15.8.40 1588 PORT X TX EGRESS TIME SECONDS REGISTER (1588\_TX\_EGRESS\_SEC\_X)

Offset:	16Ch	Size:	32 bits
Bank:	2		

This read only register combined with the 1588 Port x TX Egress Time NanoSeconds Register (1588\_TX-\_EGRESS\_NS\_x) contains the TX timestamp captures. Up to four captures are buffered.

- **Note:** Values are only valid if the 1588 TX Timestamp Count (1588\_TX\_TS\_CNT[2:0]) field indicates that at least one timestamp is available.
- Note: Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31:0	Timestamp Seconds (TS_SEC) This field contains the seconds portion of the transmit egress time.	RO	00000000h

15.8.41 1588 PORT X TX EGRESS TIME NANOSECONDS REGISTER (1588\_TX\_EGRESS\_NS\_X)

Offset:	170h	Size:	32 bits
Bank:	2		

This read only register combined with the 1588 Port x TX Egress Time Seconds Register (1588\_TX\_EGRESS\_SEC\_x) contains the TX timestamp capture. Up to four captures are buffered.

- **Note:** Values are only valid if the 1588 TX Timestamp Count (1588\_TX\_TS\_CNT[2:0]) field indicates that at least one timestamp is available.
- **Note:** Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31:30	RESERVED	RO	-
29:0	<b>Timestamp NanoSeconds (TS_NS)</b> This field contains the nanoseconds portion of the transmit egress time.	RO	00000000h

15.8.42 1588 PORT X TX MESSAGE HEADER REGISTER (1588\_TX\_MSG\_HEADER\_X)

Offset:	174h	Size:	32 bits
Bank:	2		

This read only register contains the TX message header. Up to four captures are buffered.

- **Note:** Values are only valid if the 1588 TX Timestamp Count (1588\_TX\_TS\_CNT[2:0]) field indicates that at least one timestamp is available.
- Note: Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31:20	<b>Source Port Identity CRC (SRC_PRT_CRC)</b> This field contains the 12-bit CRC of the sourcePortIdentity field of the trans- mitted PTP packet.	RO	000h
19:16	Message Type (MSG_TYPE) This field contains the messageType field of the transmitted PTP packet.	RO	0h
15:0	Sequence ID (SEQ_ID) This field contains the sequenceld field of the transmitted PTP packet.	RO	0000h

### 15.8.43 1588 PORT X TX DELAY\_REQ EGRESS TIME SECONDS REGISTER (1588\_TX\_DREQ\_SEC\_X)

Offset:	178h	Size:	32 bits
Bank:	2		

This register combined with the 1588 Port x TX Delay\_Req Egress Time NanoSeconds Register (1588\_TX-\_DREQ\_NS\_x) contains the egress time of the last Delay\_Req message. The contents of this field are normally only used to insert the egress time into received Delay\_Resp messages.

Note: Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

BITS	DESCRIPTION	TYPE	DEFAULT
31:4	RESERVED	RO	-
3:0	<b>Timestamp Seconds (TS_SEC)</b> This field contains the seconds portion of the transmit egress time.	RO	Oh

#### 15.8.44 1588 PORT X TX DELAY\_REQ EGRESS TIME NANOSECONDS REGISTER (1588\_TX\_DREQ\_NS\_X)

Offset:	17Ch	Size:	32 bits
Bank:	2		

This register combined with the 1588 Port x TX Delay\_Req Egress Time Seconds Register (1588\_TX\_DREQ\_SEC\_x) contains the egress time of the last Delay\_Req message. The contents of this field are normally only used to insert the egress time into received Delay\_Resp messages.

Note: Port and GPIO registers share a common address space. Port registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The port accessed ("x") is set by the Port Select (PORT\_SEL[1:0]) field.

Bits	Description	Туре	Default
31:30	RESERVED	RO	-
29:0	<b>Timestamp NanoSeconds (TS_NS)</b> This field contains the nanoseconds portion of the transmit egress time.	RO	00000000h

## 15.8.45 1588 TX ONE-STEP SYNC UPPER SECONDS REGISTER (1588\_TX\_ONE\_STEP\_SYNC\_SEC)

Offset:	180h	Size:	32 bits
Bank:	2		

This register contains the highest 16 bits of the originTimestamp which is inserted into Sync messages when one-step timestamp insertion is enabled.

**Note:** This is a static field that is maintained by the Host. It is not incremented when the lower 32 bits of the 1588 Clock rollover.

**Note:** This register applies to all ports.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:0	Clock Seconds High (1588_CLOCK_SEC_HI) This field contains the highest 16 bits of seconds of the 1588 Clock.	R/W	0000h

15.8.46 1588 GPIO CAPTURE CONFIGURATION REGISTER (1588\_GPIO\_CAP\_CONFIG)

Offset:	15Ch	Size:	32 bits
Bank:	3		

**Note:** Port and GPIO registers share a common address space. GPIO registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL).

Note: The IEEE 1588 Unit supports 8 GPIO signals.

Bits	Description	Туре	Default
31:24	<ul> <li>Lock Enable GPIO Falling Edge (LOCK_GPIO_FE)</li> <li>These bits enable/disables the GPIO falling edge lock. This lock prevents a 1588 capture from overwriting the Clock value if the GPIO interrupt in the 1588 Interrupt Status Register (1588_INT_STS) is already set due to a previous capture.</li> <li>0: Disables GPIO falling edge lock</li> </ul>	R/W	FFh
	1: Enables GPIO falling edge lock		
23:16	Lock Enable GPIO Rising Edge (LOCK_GPIO_RE) These bits enable/disables the GPIO rising edge lock. This lock prevents a 1588 capture from overwriting the Clock value if the GPIO interrupt in the 1588 Interrupt Status Register (1588_INT_STS) is already set due to a previ- ous capture.	R/W	FFh
	0: Disables GPIO rising edge lock 1: Enables GPIO rising edge lock		
15:8	GPIO Falling Edge Capture Enable 7-0 (GPIO_FE_CAPTURE_ENABLE[7:0]) These bits enable the falling edge of the respective GPIO input to capture the 1588 clock value and to set the respective 1588_GPIO interrupt in the 1588 Interrupt Status Register (1588_INT_STS).	R/W	00h
	0: Disables GPIO Capture 1: Enables GPIO Capture		
	<b>Note:</b> The GPIO must be configured as an input for this function to operate. GPIO inputs are edge sensitive and must be low for greater than 40 ns to be recognized.		
7:0	GPIO Rising Edge Capture Enable 7-0 (GPIO_RE_CAPTURE_ENABLE[7:0]) These bits enable the rising edge of the respective GPIO input to capture the 1588 clock value and to set the respective 1588_GPIO interrupt in the 1588 Interrupt Status Register (1588_INT_STS).	R/W	00h
	0: Disables GPIO Capture 1: Enables GPIO Capture		
	<b>Note:</b> The GPIO must be configured as an input for this function to operate. GPIO inputs are edge sensitive and must be high for greater than 40 ns to be recognized.		

#### 15.8.47 1588 GPIO X RISING EDGE CLOCK SECONDS CAPTURE REGISTER (1588\_GPIO\_RE\_CLOCK\_SEC\_CAP\_X)

Offset:	16Ch	Size:	32 bits
Bank:	3		

This read only register combined with the 1588 GPIO x Rising Edge Clock NanoSeconds Capture Register (1588\_G-PIO\_RE\_CLOCK\_NS\_CAP\_x) forms the GPIO rising edge timestamp capture.

- **Note:** Values are only valid if the appropriate 1588 GPIO Rising Edge Interrupt (1588\_GPIO\_RE\_INT[7:0]) in the 1588 Interrupt Status Register (1588\_INT\_STS) indicates that a timestamp is available.
- **Note:** Unless the corresponding Lock Enable GPIO Rising Edge (LOCK\_GPIO\_RE) bit is set, a new capture may occur between reads of this register and the 1588 GPIO x Rising Edge Clock NanoSeconds Capture Register (1588\_GPIO\_RE\_CLOCK\_NS\_CAP\_x). Software techniques are required to avoid reading intermediate values.
- Note: Port and GPIO registers share a common address space. GPIO registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The GPIO accessed ("x") is set by the GPIO Select (GPIO\_SEL[2:0]) field.
- **Note:** All 8 GPIO register sets are available.

Bits	Description	Туре	Default
31:0	<b>Timestamp Seconds (TS_SEC)</b> This field contains the seconds portion of the timestamp upon the rising edge of a GPIO or upon a software commanded manual capture.	RO	00000000h

#### 15.8.48 1588 GPIO X RISING EDGE CLOCK NANOSECONDS CAPTURE REGISTER (1588\_GPIO\_RE\_CLOCK\_NS\_CAP\_X)

Offset:	170h	Size:	32 bits
Bank:	3		

This read only register combined with the 1588 GPIO x Rising Edge Clock Seconds Capture Register (1588\_GPI-O\_RE\_CLOCK\_SEC\_CAP\_x) forms the GPIO rising edge timestamp capture.

- **Note:** Values are only valid if the appropriate 1588 GPIO Rising Edge Interrupt (1588\_GPIO\_RE\_INT[7:0]) in the 1588 Interrupt Status Register (1588\_INT\_STS) indicates that a timestamp is available.
- **Note:** Unless the corresponding Lock Enable GPIO Rising Edge (LOCK\_GPIO\_RE) bit is set, a new capture may occur between reads of this register and the 1588 GPIO x Rising Edge Clock Seconds Capture Register (1588\_GPIO\_RE\_CLOCK\_SEC\_CAP\_x). Software techniques are required to avoid reading intermediate values.
- Note: Port and GPIO registers share a common address space. GPIO registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The GPIO accessed ("x") is set by the GPIO Select (GPIO\_SEL[2:0]) field.
- Note: All 8 GPIO register sets are available.

Bits	Description	Туре	Default
31:30	RESERVED	RO	-
29:0	<b>Timestamp NanoSeconds (TS_NS)</b> This field contains the nanoseconds portion of the timestamp upon the rising edge of a GPIO or upon a software commanded manual capture.	RO	00000000h

#### 15.8.49 1588 GPIO X FALLING EDGE CLOCK SECONDS CAPTURE REGISTER (1588\_GPIO\_FE\_CLOCK\_SEC\_CAP\_X)

Offset:	178h	Size:	32 bits
Bank:	3		

This read only register combined with the 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_G-PIO\_FE\_CLOCK\_NS\_CAP\_x) forms the GPIO falling edge timestamp capture.

- **Note:** Values are only valid if the appropriate 1588 GPIO Falling Edge Interrupt (1588\_GPIO\_FE\_INT[7:0]) in the 1588 Interrupt Status Register (1588\_INT\_STS) indicates that a timestamp is available.
- **Note:** Unless the corresponding Lock Enable GPIO Falling Edge (LOCK\_GPIO\_FE) bit is set, a new capture may occur between reads of this register and the 1588 GPIO x Falling Edge Clock NanoSeconds Capture Register (1588\_GPIO\_FE\_CLOCK\_NS\_CAP\_x). Software techniques are required to avoid reading intermediate values.
- Note: Port and GPIO registers share a common address space. GPIO registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The GPIO accessed ("x") is set by the GPIO Select (GPIO\_SEL[2:0]) field.
- **Note:** All 8 GPIO register sets are available.

Bits	Description	Туре	Default
31:0	<b>Timestamp Seconds (TS_SEC)</b> This field contains the seconds portion of the timestamp upon the falling edge of a GPIO or upon a software commanded manual capture.	RO	00000000h

#### 15.8.50 1588 GPIO X FALLING EDGE CLOCK NANOSECONDS CAPTURE REGISTER (1588\_GPIO\_FE\_CLOCK\_NS\_CAP\_X)

Offset:	17Ch	Size:	32 bits
Bank:	3		

This read only register combined with the 1588 GPIO x Falling Edge Clock Seconds Capture Register (1588\_GPI-O\_FE\_CLOCK\_SEC\_CAP\_x) forms the GPIO falling edge timestamp capture.

- **Note:** Values are only valid if the appropriate 1588 GPIO Falling Edge Interrupt (1588\_GPIO\_FE\_INT[7:0]) in the 1588 Interrupt Status Register (1588\_INT\_STS) indicates that a timestamp is available.
- **Note:** Unless the corresponding Lock Enable GPIO Falling Edge (LOCK\_GPIO\_FE) bit is set, a new capture may occur between reads of this register and the 1588 GPIO x Falling Edge Clock Seconds Capture Register (1588\_GPIO\_FE\_CLOCK\_SEC\_CAP\_x). Software techniques are required to avoid reading intermediate values.
- Note: Port and GPIO registers share a common address space. GPIO registers are selected by the Bank Select (BANK\_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588\_BANK\_PORT\_GPIO\_SEL). The GPIO accessed ("x") is set by the GPIO Select (GPIO\_SEL[2:0]) field.
- Note: All 8 GPIO register sets are available.

Bits	Description	Туре	Default
31:30	RESERVED	RO	-
29:0	<b>Timestamp NanoSeconds (TS_NS)</b> This field contains the nanoseconds portion of the timestamp upon the falling edge of a GPIO or upon a software commanded manual capture.	RO	00000000h

## 16.0 GENERAL PURPOSE TIMER & FREE-RUNNING CLOCK

This chapter details the General Purpose Timer (GPT) and the Free-Running Clock.

### 16.1 General Purpose Timer

The device provides a 16-bit programmable General Purpose Timer that can be used to generate periodic system interrupts. The resolution of this timer is  $100 \ \mu$ s.

The GPT loads the General Purpose Timer Count Register (GPT\_CNT) with the value in the General Purpose Timer Pre-Load (GPT\_LOAD) field of the General Purpose Timer Configuration Register (GPT\_CFG) when the General Purpose Timer Enable (TIMER\_EN) bit of the General Purpose Timer Configuration Register (GPT\_CFG) is asserted (1). On a chip-level reset or when the General Purpose Timer Enable (TIMER\_EN) bit changes from asserted (1) to deasserted (0), the General Purpose Timer Pre-Load (GPT\_LOAD) field is initialized to FFFFh. The General Purpose Timer Count Register (GPT\_CNT) is also initialized to FFFFh on reset.

Once enabled, the GPT counts down until it reaches 0000h. At 0000h, the counter wraps around to FFFFh, asserts the GP Timer (GPT\_INT) interrupt status bit in the Interrupt Status Register (INT\_STS), asserts the IRQ interrupt (if GP Timer Interrupt Enable (GPT\_INT\_EN) is set in the Interrupt Enable Register (INT\_EN)) and continues counting. GP Timer (GPT\_INT) is a sticky bit. Once this bit is asserted, it can only be cleared by writing a 1 to the bit. Refer to Section 8.2.6, "General Purpose Timer Interrupt," on page 91 for additional information on the GPT interrupt.

Software can write a pre-load value into the General Purpose Timer Pre-Load (GPT\_LOAD) field at any time (e.g., before or after the General Purpose Timer Enable (TIMER\_EN) bit is asserted). The General Purpose Timer Count Register (GPT\_CNT) will immediately be set to the new value and continue to count down (if enabled) from that value.

### 16.2 Free-Running Clock

The Free-Running Clock (FRC) is a simple 32-bit up-counter that operates from a fixed 25 MHz clock. The current FRC value can be read via the Free Running 25MHz Counter Register (FREE\_RUN). On assertion of a chip-level reset, this counter is cleared to zero. On de-assertion of a reset, the counter is incremented once for every 25 MHz clock cycle. When the maximum count has been reached, the counter rolls over to zeros. The FRC does not generate interrupts.

Note: The free running counter can take up to 160 ns to clear after a reset event.

#### 16.3 General Purpose Timer and Free-Running Clock Registers

This section details the directly addressable general purpose timer and free-running clock related System CSRs. For an overview of the entire directly addressable register map, refer to Section 5.0, "Register Map," on page 46.

#### TABLE 16-1: MISCELLANEOUS REGISTERS

ADDRESS	Register Name (SYMBOL)
08Ch	General Purpose Timer Configuration Register (GPT_CFG)
090h	General Purpose Timer Count Register (GPT_CNT)
09Ch	Free Running 25MHz Counter Register (FREE_RUN)

### 16.3.1 GENERAL PURPOSE TIMER CONFIGURATION REGISTER (GPT\_CFG)

Offset: 08Ch Size: 32 bits

This read/write register configures the device's General Purpose Timer (GPT). The GPT can be configured to generate host interrupts at the interval defined in this register. The current value of the GPT can be monitored via the General Purpose Timer Count Register (GPT\_CNT). Refer to Section 16.1, "General Purpose Timer," on page 486 for additional information.

Bits	Description	Туре	Default
31:30	RESERVED	RO	-
29	<ul> <li>General Purpose Timer Enable (TIMER_EN)</li> <li>This bit enables the GPT. When set, the GPT enters the run state. When cleared, the GPT is halted. On the 1 to 0 transition of this bit, the GPT_LOAD field of this register will be preset to FFFFh.</li> <li>0: GPT Disabled</li> <li>1: GPT Enabled</li> </ul>	R/W	Ob
28:16	RESERVED	RO	-
15:0	<b>General Purpose Timer Pre-Load (GPT_LOAD)</b> This value is pre-loaded into the GPT. This is the starting value of the GPT. The timer will begin decrementing from this value when enabled.	R/W	FFFFh

### 16.3.2 GENERAL PURPOSE TIMER COUNT REGISTER (GPT\_CNT)

Offset:	090h	Size:	32 bits
---------	------	-------	---------

This read-only register reflects the current general purpose timer (GPT) value. The register should be used in conjunction with the General Purpose Timer Configuration Register (GPT\_CFG) to configure and monitor the GPT. Refer to Section 16.1, "General Purpose Timer," on page 486 for additional information.

Bits	Description	Туре	Default
31:16	RESERVED	RO	-
15:0	General Purpose Timer Current Count (GPT_CNT) This 16-bit field represents the current value of the GPT.	RO	FFFFh

### 16.3.3 FREE RUNNING 25MHZ COUNTER REGISTER (FREE\_RUN)

	Offset:	09Ch	Size:	32 bits
--	---------	------	-------	---------

This read-only register reflects the current value of the free-running 25MHz counter. Refer to Section 16.2, "Free-Running Clock," on page 486 for additional information.

Bits		Description	Туре	Default
31:0	This fiel reset, th cycle. V	Inning Counter (FR_CNT) d reflects the current value of the free-running 32-bit counter. At le counter starts at zero and is incremented by one every 25 MHz /hen the maximum count has been reached, the counter will rollover and continue counting.	RO	00000000h
	<b>Note:</b> The free running counter can take up to 160nS to clear after a reset event.			

## 17.0 GPIO/LED CONTROLLER

### 17.1 Functional Overview

The GPIO/LED Controller provides 8 configurable general purpose input/output pins, **GPIO**[7:0]. These pins can be individually configured to function as inputs, push-pull outputs or open drain outputs and each is capable of interrupt generation with configurable polarity. Alternatively, 6 GPIO pins can be configured as LED outputs, enabling these pins to drive Ethernet status LEDs for external indication of various attributes of the ports. All GPIOs also provide extended 1588 functionality. Refer to Section 15.5, "1588 GPIOs," on page 418 for additional details.

GPIO and LED functionality is configured via the GPIO/LED System Control and Status Registers (CSRs). These registers are defined in Section 17.4, "GPIO/LED Registers," on page 494.

### 17.2 GPIO Operation

The GPIO controller is comprised of 8 programmable input/output pins. These pins are individually configurable via the GPIO CSRs. On application of a chip-level reset:

- All GPIOs are set as inputs (GPIO Direction 7-0 (GPIODIR[7:0]) cleared in General Purpose I/O Data & Direction Register (GPIO\_DATA\_DIR))
- All GPIO interrupts are disabled (GPIO Interrupt Enable[7:0] (GPIO[7:0]\_INT\_EN) cleared in General Purpose I/O Interrupt Status and Enable Register (GPIO\_INT\_STS\_EN)
- All GPIO interrupts are configured to low logic level triggering (GPIO Interrupt/1588 Polarity 7-0 (GPIO\_POL[7:0]) cleared in General Purpose I/O Configuration Register (GPIO\_CFG))
  - **Note: GPIO**[5:0] may be configured as LED outputs by default, dependent on the LED\_en\_strap[5:0] configuration straps. Refer to Section 17.3, "LED Operation" for additional information.

The direction and buffer type of all GPIOs are configured via the General Purpose I/O Configuration Register (GPI-O\_CFG) and General Purpose I/O Data & Direction Register (GPIO\_DATA\_DIR). The direction of each GPIO, input or output, should be configured first via its respective GPIO Direction 7-0 (GPIODIR[7:0]) bit in the General Purpose I/O Data & Direction Register (GPIO\_DATA\_DIR). When configured as an output, the output buffer type for each GPIO is selected by the GPIO Buffer Type 7-0 (GPIOBUF[7:0]) bits in the General Purpose I/O Configuration Register (GPI-O\_CFG). Push/pull and open-drain output buffers are supported for each GPIO. When functioning as an open-drain driver, the GPIO output pin is driven low when the corresponding GPIO Data 7-0 (GPIOD[7:0]) bit in the General Purpose I/O Data & Direction Register (GPIO\_DATA\_DIR) is cleared to 0 and is not driven when set to 1.

When a GPIO is enabled as a push/pull output, the value output to the GPIO pin is set via the corresponding GPIO Data 7-0 (GPIOD[7:0]) bit in the General Purpose I/O Data & Direction Register (GPIO\_DATA\_DIR). For GPIOs configured as inputs, the corresponding GPIO Data 7-0 (GPIOD[7:0]) bit reflects the current state of the GPIO input.

In GPIO mode, the input buffers are disabled when the pin is set to an output and the pull-ups are normally enabled.

**Note:** Upon reset, GPIOs that were outputs may generate an active interrupt status as the system settles - typically when a low GPIO pin slowly rises due to the internal pull-up. The interrupt status bits within the General Purpose I/O Interrupt Status and Enable Register (GPIO\_INT\_STS\_EN) should be cleared as part of the device initialization software routine.

#### 17.2.1 GPIO INTERRUPTS

Each GPIO provides the ability to trigger a unique GPIO interrupt in the General Purpose I/O Interrupt Status and Enable Register (GPIO\_INT\_STS\_EN). Reading the GPIO Interrupt[7:0] (GPIO[7:0]\_INT) bits of this register provides the current status of the corresponding interrupt and each interrupt is enabled by setting the corresponding GPIO Interrupt Enable[7:0] (GPIO[7:0]\_INT\_EN) bit. The GPIO/LED Controller aggregates the enabled interrupt values into an internal signal that is sent to the System Interrupt Controller and is reflected via the Interrupt Status Register (INT\_STS) GPIO Interrupt Event (GPIO) bit. For more information on interrupts, refer to Section 8.0, "System Interrupts," on page 88.

As interrupts, GPIO inputs are level sensitive and must be active for greater than 40 ns to be recognized.

#### 17.2.1.1 GPIO Interrupt Polarity

The interrupt polarity can be set for each individual GPIO via the GPIO Interrupt/1588 Polarity 7-0 (GPIO\_POL[7:0]) bits in the General Purpose I/O Configuration Register (GPIO\_CFG). When set, a high logic level on the GPIO pin will set the corresponding interrupt bit in the General Purpose I/O Interrupt Status and Enable Register (GPIO\_INT\_STS\_EN). When cleared, a low logic level on the GPIO pin will set the corresponding interrupt bit.

### 17.3 LED Operation

**GPIO**[5:0] can be individually selected to function as a LED. These pins are configured as LED outputs by setting the corresponding LED Enable 5-0 (LED\_EN[5:0]) bit in the LED Configuration Register (LED\_CFG). When configured as an LED, the pin is either a push-pull or open-drain / open-source output and the GPIO related input buffer and pull-up are disabled. The default configuration, including polarity, is determined by input straps or EEPROM entries. Refer to Section 7.0, "Configuration Straps," on page 72 for additional information.

The functions associated with each LED pin are configurable via the LED Function 2-0 (LED\_FUN[2:0]) bits of the LED Configuration Register (LED\_CFG). These bits allow the configuration of each LED pin to indicate various port related functions. The behaviors of each LED for each LED Function 2-0 (LED\_FUN[2:0]) configuration are described in the following tables. Detailed definitions for each LED indication type are provided in Section 17.3.1 and Section 17.3.2.

The default values of the LED Function 2-0 (LED\_FUN[2:0]) and LED Enable 5-0 (LED\_EN[5:0]) bits of the LED Configuration Register (LED\_CFG) are determined by the LED\_fun\_strap[2:0] and LED\_en\_strap[5:0] configuration straps. For more information on the LED Configuration Register (LED\_CFG) and its related straps, refer to Section 17.4.1, "LED Configuration Register (LED\_CFG)," on page 495.

All LED outputs may be disabled by setting the LED Disable (LED\_DIS) bit in the Power Management Control Register (PMT\_CTRL). Open-drain / open-source LEDs are un-driven. Push-pull LEDs are still driven but are set to their inactive state.

	000b	001b	010b	011b
LED5	Link / Activity	100Link / Activity	TX	Activity
(GPIO5)	Port 2	Port 2	Port 0	Port 2
LED4	Full-duplex / Collision	Full-duplex / Collision	Link / Activity	Link
(GPIO4)	Port 2	Port 2	Port 2	Port 2
LED3	Speed	10Link / Activity	Speed	Speed
(GPIO3)	Port 2	Port 2	Port 2	Port 2
LED2 (GPIO2)	Link / Activity Port 1 (if Port 1 internal PHY enabled) Activity Port 1 (if Port 1 internal PHY disabled)	100Link / Activity Port 1 (if Port 1 internal PHY enabled) Activity Port 1 (if Port 1 internal PHY disabled)	RX Port 0	Activity Port 1

#### TABLE 17-1:LED OPERATION AS A FUNCTION OF LED\_FUN[2:0] = 000B - 011B

### TABLE 17-1: LED OPERATION AS A FUNCTION OF LED\_FUN[2:0] = 000B - 011B (CONTINUED)

	000Ь	001b	010b	011b
LED1 (GPIO1)	Full-duplex / Collision Port 1 (if Port 1 internal PHY enabled) Inactive (if Port 1 internal PHY disabled)	Full-duplex / Collision Port 1 (if Port 1 internal PHY enabled) Inactive (if Port 1 internal PHY disabled)	Link / Activity Port 1 (if Port 1 internal PHY enabled) TX Port 1 (if Port 1 internal PHY disabled)	Link Port 1 (if Port 1 internal PHY enabled) Full-duplex / Collision Port 2 (if Port 1 internal PHY disabled)
LED0 (GPIO0)	Speed Port 1 (if Port 1 internal PHY enabled) Activity Port 0 (if Port 1 internal PHY disabled)	10Link / Activity Port 1 (if Port 1 internal PHY enabled) Activity Port 0 (if Port 1 internal PHY disabled)	Speed Port 1 (if Port 1 internal PHY enabled) RX Port 1 (if Port 1 internal PHY disabled)	Speed Port 1 (if Port 1 internal PHY enabled) Activity Port 0 (if Port 1 internal PHY disabled)

### TABLE 17-2: LED OPERATION AS A FUNCTION OF LED\_FUN[2:0] = 100B - 111B

	100b	101b	110b	111b
LED5	Activity	Activity		TX_EN
(GPIO5)	Port 2	Port 2		Port 0
LED4	Link	10Link		TX_EN
(GPIO4)	Port 2	Port 2		Port 2
LED3	Full-duplex / Collision	100Link		RX_DV
(GPIO3)	Port 2	Port 2		Port 2
LED2	Activity	Activity		RX_DV
(GPIO2)	Port 1	Port 1		Port 0
LED1 (GPIO1)	Link Port 1 (if Port 1 internal PHY enabled) Speed Port 2 (if Port 1 internal PHY disabled)	10Link Port 1 (if Port 1 internal PHY enabled) Full-duplex Collision Port 2 (if Port 1 internal PHY disabled)	Reserved	TX_EN Port 1
LED0 (GPIO0)	Full-duplex / Collision Port 1 (if Port 1 internal PHY enabled) Activity Port 0 (if Port 1 internal PHY disabled)	100Link Port 1 (if Port 1 internal PHY enabled) Activity Port 0 (if Port 1 internal PHY disabled)		RX_DV Port 1

The various LED indication functions listed in the previous tables are described in the following sections.

#### 17.3.1 LED FUNCTION DEFINITIONS WHEN LED\_FUN[2:0] = 000B - 101B

The following LED rules apply when LED Function 2-0 (LED\_FUN[2:0]) is 000b through 101b:

- "Active" is defined as the pin being driven to the opposite value latched at reset on the related hard-straps. The LED polarity cannot be modified via soft-straps.
- "Inactive" is defined as the pin not being driven.
- The input buffers and pull-ups are disabled on the shared GPIO/LED pins.

The following LED function definitions apply when LED Function 2-0 (LED\_FUN[2:0]) is 000b through 101b:

• **TX** - The signal is pulsed active for 80 ms to indicate activity from the Switch Fabric to the external MII pins. This signal is then made inactive for a minimum of 80 ms, after which the process will repeat if TX activity is again detected.

**Note:** Link indication does not affect this function.

• **RX** - The signal is pulsed active for 80 ms to indicate activity from the external MII pins to the Switch Fabric. This signal is then made inactive for a minimum of 80 ms, after which the process will repeat if RX activity is again detected.

**Note:** Link indication does not affect this function.

- Activity The signal is pulsed active for 80mS to indicate transmit or receive activity on the port. The signal is then made inactive for a minimum of 80mS, after which the process will repeat if RX or TX activity is again detected.
  - **Note:** The idle condition is *inactive* in contrast to that of the Link / Activity function.
  - **Note:** The signal will be held inactive if the internal PHY does not have a valid link. Link indication does not affect this function in external (MII/RMII) modes.
- Link A steady active output indicates that the port has a valid link (10Mbps or 100Mbps), while a steady inactive output indicates no link on the port.
- Link / Activity A steady active output indicates that the port has a valid link, while a steady inactive output indicates no link on the port. When the port has a valid link, the signal is pulsed inactive for 80 ms to indicate transmit or receive activity on the port. The signal is then made active for a minimum of 80 ms, after which the process will repeat if RX or TX activity is again detected.
- **100Link** A steady active output indicates the port has a valid link and the speed is 100 Mbps. The signal will be held inactive if the port does not have a valid link or the speed is not 100 Mbps.
- 100Link / Activity A steady active output indicates the port has a valid link and the speed is 100 Mbps. The signal is pulsed inactive for 80 ms to indicate TX or RX activity on the port. The signal is then driven active for a minimum of 80 ms, after which the process will repeat if RX or TX activity is again detected. The signal will be held inactive if the port does not have a valid link or the speed is not 100 Mbps.
- **10Link** A steady active output indicates the port has a valid link and the speed is 10 Mbps. This signal will be held inactive if the port does not have a valid link or the speed is not 10 Mbps.
- 10Link / Activity A steady active output indicates the port has a valid link and the speed is 10 Mbps. The signal
  is pulsed inactive for 80 ms to indicate transmit or receive activity on the port. The signal is then driven active for a
  minimum of 80 ms, after which the process will repeat if RX or TX activity is again detected. This signal will be
  held inactive if the port does not have a valid link or the speed is not 10 Mbps.
- Full-duplex / Collision A steady active output indicates the port is in full-duplex mode. In half-duplex mode, the signal is pulsed active for 80 ms to indicate a network collision. The signal is then made inactive for a minimum of 80 ms, after which the process will repeat if another collision is detected. The signal will be held inactive if the port does not have a valid link.
- **Speed** A steady active output indicates a valid link with a speed of 100 Mbps. A steady inactive output indicates a speed of 10 Mbps. The signal will be held inactive if the port does not have a valid link.

#### 17.3.2 LED FUNCTION DEFINITIONS WHEN LED\_FUN[2:0] = 111B

When LED Function 2-0 (LED\_FUN[2:0]) is 111b, the following LED rules apply:

- The LED pins are push-pull drivers.
- The LED pin is driven high when the function signal is high and is driven low when the function signal is low.

• The input buffers and pull-ups are disabled on the shared GPIO/LED pins.

When LED Function 2-0 (LED\_FUN[2:0]) is 111b, the following LED function definitions apply:

- **TX\_EN** Non-stretched TX\_EN signal from the Switch Fabric.
  - **Note:** Link indication does not affect this function.
- **RX\_DV** Non-stretched RX\_DV signal to the Switch Fabric.

**Note:** Link indication does not affect this function.

### 17.4 GPIO/LED Registers

This section details the directly addressable General Purpose I/O (GPIO) and LED related System CSRs. For an overview of the entire directly addressable register map, refer to Section 5.0, "Register Map," on page 46.

#### TABLE 17-3: GPIO/LED REGISTERS

ADDRESS	REGISTER NAME (SYMBOL)			
1BCh	LED Configuration Register (LED_CFG)			
1E0h	General Purpose I/O Configuration Register (GPIO_CFG)			
1E4h	General Purpose I/O Data & Direction Register (GPIO_DATA_DIR)			
1E8h	General Purpose I/O Interrupt Status and Enable Register (GPIO_INT_STS_EN)			

### 17.4.1 LED CONFIGURATION REGISTER (LED\_CFG)

Offset: 1BCh Size: 32 bits

This read/write register configures the GPIO[5:0] pins as LED pins and sets their functionality.

Bits	Description	Туре	Default
31:11	RESERVED	RO	-
10:8	<b>LED Function 2-0 (LED_FUN[2:0])</b> These bits control the function associated with each LED pin as shown in Section 17.3, "LED Operation," on page 491.		Note 1
	<b>Note:</b> In order for these assignments to be valid, the particular pin must be enabled as an LED output pin via the LED_EN bits of this register.		
7:6	RESERVED	RO	-
5:0	<b>LED Enable 5-0 (LED_EN[5:0])</b> This field toggles the functionality of the <b>GPIO[5:0]</b> pins between GPIO and LED.	R/W	Note 2
	0: Enables the associated pin as a GPIO signal 1: Enables the associated pin as a LED output		
	When configured as LED outputs, the pins are either push-pull or open-drain/ open-source outputs and the pull-ups and input buffers are disabled. Push- pull is selected when LED_FUN[2:0] = 111b, otherwise, they are open-drain/ open-source. When open-drain/open-source, the polarity of the pins depends upon the strap value sampled at reset. If a high is sampled at reset, then this signal is active low.		
	<b>Note:</b> The polarity is determined by the strap value sampled on reset (a hard-strap) and not the soft-strap value (of the shared strap) set via EEPROM.		
	When configured as a GPIO output, the pins are configured per the General Purpose I/O Configuration Register (GPIO_CFG) and the General Purpose I/O Data & Direction Register (GPIO_DATA_DIR). The polarity of the pins does not depend upon the strap value sampled at reset.		

Note 1: The default value of this field is determined by the configuration strap LED\_fun\_strap[2:0].

Note 2: The default value of this field is determined by the configuration strap LED\_en\_strap[5:0].

### 17.4.2 GENERAL PURPOSE I/O CONFIGURATION REGISTER (GPIO\_CFG)

```
Offset: 1E0h Size: 32 bits
```

This read/write register configures the GPIO input and output pins. The polarity of the GPIO pins is configured here as well as the IEEE 1588 timestamping and clock compare event output properties. Refer to Section 15.5, "1588 GPIOs," on page 418 for additional 1588 information.

Bits	Description	Туре	Default
31:24	<ul> <li>1588 GPIO Channel Select 7-0 (GPIO_CH_SEL[7:0]) These bits select the 1588 channel to be output on the corresponding GPIO[7:0]. Refer to Section 15.5, "1588 GPIOs," on page 418 for additional information.</li> <li>0: Sets 1588 channel A as the output for the corresponding GPIO pin 1: Sets 1588 channel B as the output for the corresponding GPIO pin</li> </ul>	R/W	00h
23:16	<ul> <li>GPIO Interrupt/1588 Polarity 7-0 (GPIO_POL[7:0])</li> <li>These bits set the interrupt input polarity and 1588 clock event output polarity of the 8 GPIO pins. The configured level (high/low) will set the corresponding GPIO_INT bit in the General Purpose I/O Interrupt Status and Enable Register (GPIO_INT_STS_EN). 1588 clock events will be output active at the configured level (high/low).</li> <li>These bits also determine the polarity of the GPIO 1588 Timer Interrupt Clear inputs. Refer to Section 15.5, "1588 GPIOs," on page 418 for additional information.</li> <li>0: Sets low logic level trigger on corresponding GPIO pin 1: Sets high logic level trigger on corresponding GPIO pin</li> </ul>	R/W	00h
15:8	1588 GPIO Output Enable 7-0 (1588_GPIO_OE[7:0])	R/W	00h
	<ul> <li>These bits configure the 8 GPIO pins to output 1588 clock compare events.</li> <li>0: Disables the output of 1588 clock compare events</li> <li>1: Enables the output of 1588 clock compare events</li> <li>Note: These bits override the direction bits in the General Purpose I/O</li> </ul>		
	Data & Direction Register (GPIO_DATA_DIR) register. However, the GPIO Buffer Type 7-0 (GPIOBUF[7:0]) in the General Purpose I/O Configuration Register (GPIO_CFG) is not overridden.		

Bits		Description		Туре	Default
7:0	GPIO Buffer Type 7-0 (GPIOBUF[7:0]) This field sets the buffer types of the 8 GPIO pins.				00h
	0: Corresponding GPIO pin configured as an open-drain driver 1: Corresponding GPIO pin configured as a push/pull driver				
	As an open-drain driver, the output pin is driven low when the corresponding data register is cleared, and is not driven when the corresponding data regis- ter is set.As an open-drain driver used for 1588 Clock Events, the corresponding GPIO_POL_x bit determines when the corresponding pin is driven per the following table:GPIOx Clock Event Polarity1588 Clock Event0nonot driven				
	0	yes driven low			
	1	no	driven low		
	1	yes	not driven		

### 17.4.3 GENERAL PURPOSE I/O DATA & DIRECTION REGISTER (GPIO\_DATA\_DIR)

Offset: 1E4h Size: 32 bits

This read/write register configures the direction of the GPIO pins and contains the GPIO input and output data bits.

Bits	Description	Туре	Default
31:24	RESERVED	RO	-
23:16	<b>GPIO Direction 7-0 (GPIODIR[7:0])</b> These bits set the input/output direction of the 8 GPIO pins.	R/W	00h
	0: GPIO pin is configured as an input 1: GPIO pin is configured as an output		
15:8	RESERVED	RO	-
7:0	<b>GPIO Data 7-0 (GPIOD[7:0])</b> When a GPIO pin is enabled as an output, the value written to this field is output on the corresponding GPIO pin.	R/W	00h
	Upon a read, the value returned depends on the current direction of the pin. If the pin is an input, the data reflects the current state of the corresponding GPIO pin. If the pin is an output, the data is the value that was last written into this register. The pin direction is determined by the GPIODIR bits of this register and the 1588_GPIO_OE bits in the General Purpose I/O Configuration Register (GPIO_CFG).		

## 17.4.4 GENERAL PURPOSE I/O INTERRUPT STATUS AND ENABLE REGISTER (GPIO\_INT\_STS\_EN)

Offset:	1E8h	Size:	32 bits

This read/write register contains the GPIO interrupt status bits.

Writing a 1 to any of the interrupt status bits acknowledges and clears the interrupt. If enabled, these interrupt bits are cascaded into the GPIO Interrupt Event (GPIO) bit of the Interrupt Status Register (INT\_STS). Writing a 1 to any of the interrupt enable bits will enable the corresponding interrupt as a source. Status bits will still reflect the status of the interrupt source regardless of whether the source is enabled as an interrupt in this register. The GPIO Interrupt Event Enable (GPIO\_EN) bit of the Interrupt Enable Register (INT\_EN) must also be set in order for an actual system level interrupt to occur. Refer to Section 8.0, "System Interrupts," on page 88 for additional information.

BITS	DESCRIPTION	TYPE	DEFAULT
31:24	RESERVED	RO	-
23:16	GPIO Interrupt Enable[7:0] (GPIO[7:0]_INT_EN) When set, these bits enable the corresponding GPIO interrupt.		00h
	<b>Note:</b> The GPIO interrupts must also be enabled via the GPIO Interrupt Event Enable (GPIO_EN) bit of the Interrupt Enable Register (INT_EN) in order to cause the interrupt pin (IRQ) to be asserted.		
15:8	RESERVED		-
7:0	<b>GPIO Interrupt[7:0] (GPIO[7:0]_INT)</b> These signals reflect the interrupt status as generated by the GPIOs. These interrupts are configured through the General Purpose I/O Configuration Register (GPIO_CFG).		00h
	<b>Note:</b> As GPIO interrupts, GPIO inputs are level sensitive and must be active greater than 40 ns to be recognized as interrupt inputs.		

### **18.0 MISCELLANEOUS**

This chapter describes miscellaneous functions and registers that are present in the device.

### 18.1 Miscellaneous System Configuration & Status Registers

This section details the remainder of the directly addressable System CSRs. These registers allow for monitoring and configuration of various device functions such as the Chip ID/revision, byte order testing, and hardware configuration. For an overview of the entire directly addressable register map, refer to Section 5.0, "Register Map," on page 46.

### TABLE 18-1: MISCELLANEOUS REGISTERS

ADDRESS	Register Name (SYMBOL)	
050h	Chip ID and Revision (ID_REV)	
064h	Byte Order Test Register (BYTE_TEST)	
074h	Hardware Configuration Register (HW_CFG)	

### 18.1.1 CHIP ID AND REVISION (ID\_REV)

Offset: 050h Size: 32 bits

This read-only register contains the ID and Revision fields for the device.

Bits	Description	Туре	Default
31:16	Chip ID This field indicates the chip ID.	RO	9355
15:0	Chip Revision This field indicates the design revision.	RO	Note 1

Note 1: Default value is dependent on device revision.

### 18.1.2 BYTE ORDER TEST REGISTER (BYTE\_TEST)

Offset:	064h	Size:	32 bits
---------	------	-------	---------

This read-only register can be used to determine the byte ordering of the current configuration.

For host interfaces that are disabled during the reset state, the BYTE\_TEST register can be used to determine when the device has exited the reset state.

**Note:** This register can be read while the device is in the reset or not ready / power savings states without leaving the host interface in an intermediate state. If the host interface is in a reset state, returned data may be invalid. However, during reset, the returned data will not match the normal valid data pattern.

Note: It is not necessary to read all fours BYTEs of this register. DWORD access rules do not apply to this register.

Bits	Description	Туре	Default
31:0	Byte Test (BYTE_TEST) This field reflects the current byte ordering	RO	87654321h

#### 18.1.3 HARDWARE CONFIGURATION REGISTER (HW\_CFG)

Offset: 074h Size: 32 bits

This register allows the configuration of various hardware features.

- **Note:** This register can be read while the device is in the reset or not ready / power savings states without leaving the host interface in an intermediate state. If the host interface is in a reset state, returned data may be invalid.
- **Note:** It is not necessary to read all fours BYTEs of this register. DWORD access rules do not apply to this register.

Bits	Description	Туре	Default
31:28	RESERVED	RO	-
27	<b>Device Ready (READY)</b> When set, this bit indicates that the device is ready to be accessed. Upon power-up, RST# reset, return from power savings states, or digital reset, the host processor may interrogate this field as an indication that the device has stabilized and is fully active. This rising edge of this bit will assert the Device Ready (READY) bit in the		Ob
	Interrupt Status Register (INT_STS) and can cause an interrupt if enabled.		
	<b>Note:</b> With the exception of the HW_CFG, PMT_CTRL, BYTE_TEST, and RESET_CTL registers, read access to any internal resources is forbidden while the READY bit is cleared. Writes to any address are invalid until this bit is set.		
	<b>Note:</b> This bit is identical to bit 0 of the Power Management Control Register (PMT_CTRL).		
26	AMDIX_EN Strap State Port B This bit reflects the state of the auto_mdix_strap_2 strap that connects to the PHY. The strap value is loaded with the level of the auto_mdix_strap_2 during reset and can be re-written by the EEPROM Loader. The strap value can be overridden by bit 15 and 13 of the Port B PHY x Special Control/Sta- tus Indication Register (PHY_SPECIAL_CONTROL_STAT_IND_x)PHY Spe- cial Control/Status Indication Register.		Note 2
25	AMDIX_EN Strap State Port A This bit reflects the state of the auto_mdix_strap_1 strap that connects to the PHY. The strap value is loaded with the level of the auto_mdix_strap_1 during reset and can be re-written by the EEPROM Loader. The strap value can be overridden by bit 15 and 13 of the Port A PHY x Special Control/Sta- tus Indication Register (PHY_SPECIAL_CONTROL_STAT_IND_x).	RO	Note 3
24:22	RESERVED	RO	-
21:16	RESERVED	RO	-
15:14	RESERVED	RO	-
13:12	RESERVED	RO	-
11:0	RESERVED	RO	-

- **Note 2:** The default value of this field is determined by the configuration strap auto\_mdix\_strap\_2. See Section 6.3, "Power Management," on page 63 for more information.
- **Note 3:** The default value of this field is determined by the configuration strap auto\_mdix\_strap\_1. See Section 6.3, "Power Management," on page 63 for more information.

## 19.0 JTAG

### 19.1 JTAG

A IEEE 1149.1 compliant TAP Controller supports boundary scan and various test modes.

The device includes an integrated JTAG boundary-scan test port for board-level testing. The interface consists of four pins (TDO, TDI, TCK and TMS) and includes a state machine, data register array, and an instruction register. The JTAG pins are described in Table 3-12, "JTAG Pin Descriptions," on page 42. The JTAG interface conforms to the IEEE Standard 1149.1 - 2001 Standard Test Access Port (TAP) and Boundary-Scan Architecture.

All input and output data is synchronous to the TCK test clock input. TAP input signals TMS and TDI are clocked into the test logic on the rising edge of TCK, while the output signal TDO is clocked on the falling edge.

JTAG pins are multiplexed with the GPIO/LED and EEPROM pins. The JTAG functionality is selected when the **TEST-MODE** pin is asserted.

The implemented IEEE 1149.1 instructions and their op codes are shown in Table 19-1.

INSTRUCTION	OP CODE	COMMENT
BYPASS 0	16'h0000	Mandatory Instruction
BYPASS 1	16'hFFFF	Mandatory Instruction
SAMPLE/PRELOAD	16'hFFF8	Mandatory Instruction
EXTEST	16'hFFE8	Mandatory Instruction
CLAMP	16'hFFEF	Optional Instruction
ID_CODE	16'hFFFE	Optional Instruction
HIGHZ	16'hFFCF	Optional Instruction
INT_DR_SEL	16'hFFFD	Private Instruction

TABLE 19-1:IEEE 1149.1 OP CODES


Note: The JTAG device ID is 00141445h

**Note:** All digital I/O pins support IEEE 1149.1 operation. Analog pins and the OSCI / OSCO pins do not support IEEE 1149.1 operation.

#### 19.1.1 JTAG TIMING REQUIREMENTS

This section specifies the JTAG timing of the device.

### FIGURE 19-1: JTAG TIMING



### TABLE 19-2:JTAG TIMING VALUES

Symbol	Description	Min	Max	Units	Notes
t <sub>tckp</sub>	TCK clock period	40		ns	
t <sub>tckhl</sub>	TCK clock high/low time	t <sub>tckp</sub> *0.4	t <sub>tckp</sub> *0.6	ns	
t <sub>su</sub>	TDI, TMS setup to TCK rising edge	5		ns	
t <sub>h</sub>	TDI, TMS hold from TCK rising edge	5		ns	
t <sub>dov</sub>	TDO output valid from TCK falling edge		15	ns	
t <sub>doinvld</sub>	TDO output invalid from TCK falling edge	0		ns	

Note: Timing values are with respect to an equivalent test load of 25 pF.

## 20.0 OPERATIONAL CHARACTERISTICS

### 20.1 Absolute Maximum Ratings\*

Supply Voltage (VDD12TX1, VDD12TX2, OSCVDD12, VDDCR) (Note 1)	0 V to +1.5 V
Supply Voltage (VDD33TXRX1, VDD33TXRX2, VDD33BIAS, VDD33, VDDIO) (Note 1)	0 V to +3.6 V
Ethernet Magnetics Supply Voltage	0.5 V to +3.6 V
Positive voltage on input signal pins, with respect to ground (Note 2)	<b>VDDIO</b> + 2.0 V
Negative voltage on input signal pins, with respect to ground (Note 3)	0.5 V
Positive voltage on OSCI, with respect to ground	+3.6 V
Storage Temperature	55°C to +150°C
Junction Temperature	+150 <sup>o</sup> C
Lead Temperature Range Refer to JE	EDEC Spec. J-STD-020
HBM ESD Performance	JEDEC Class 3A

- **Note 1:** When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested to use a clamp circuit.
- Note 2: This rating does not apply to the following pins: OSCI, RBIAS
- **Note 3:** This rating does not apply to the following pins: **RBIAS**

\*Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at any condition exceeding those indicated in Section 20.2, "Operating Conditions\*\*", Section 20.5, "DC Specifications", or any other applicable section of this specification is not implied. Note, device signals are *NOT* 5 volt tolerant.

## 20.2 Operating Conditions\*\*

Supply Voltage (VDD12TX1, VDD12TX2, OSCVDD12, VDDCR)	+1.14 V to +1.26 V
Analog Port Supply Voltage (VDD33TXRX1, VDD33TXRX2, VDD33BIAS, VDD33)	+3.0 V to +3.6 V
I/O Supply Voltage (VDDIO) (Note 1)	+1.62 V to +3.6 V
Ethernet Magnetics Supply Voltage	+2.25 V to +3.6 V
Ambient Operating Temperature in Still Air (T <sub>A</sub> )	Note 4
<b>Note 4:</b> 0°C to +70°C for commercial version, -40°C to +85°C for industrial version.	

\*\*Proper operation of the device is guaranteed only within the ranges specified in this section. After the device has completed power-up, **VDDIO** and the magnetics power supply must maintain their voltage level with ±10%. Varying the voltage greater than ±10% after the device has completed power-up can cause errors in device operation.

**Note:** Do not drive input signals without power supplied to the device.

### 20.3 Package Thermal Specifications

Parameter	Symbol	Value	Units	Comments				
Thermal Resistance Junction to Ambient	$\Theta_{JA}$	21.0	°C/W	Measured in still air				
Thermal Resistance Junction to Bottom of Case	$\Psi_{JT}$	0.1	°C/W	Measured in still air				
Thermal Resistance Junction to Top of Case	$\Theta_{JC}$	1.7	°C/W	Airflow 1 m/s				

#### TABLE 20-1: 88-PIN QFN PACKAGE THERMAL PARAMETERS

#### TABLE 20-2: 80-PIN TQFP-EP PACKAGE THERMAL PARAMETERS

Parameter	Symbol	Value	Units	Comments
Thermal Resistance Junction to Ambient	$\Theta_{JA}$	29.0	°C/W	Measured in still air
Thermal Resistance Junction to Bottom of Case	$\Psi_{JT}$	0.3	°C/W	Measured in still air
Thermal Resistance Junction to Top of Case	$\Theta_{JC}$	12.3	°C/W	Airflow 1 m/s

Note: Thermal parameters are measured or estimated for devices in a multi-layer 2S2P PCB per JESDN51.

#### TABLE 20-3: MAXIMUM POWER DISSIPATION

Mode	Maximum Power (mW)
Internal Regulator Disabled, 2.5 V Ethernet Magnetics	752
Internal Regulator Disabled, 3.3 V Ethernet Magnetics	927
Internal Regulator Enabled, 2.5 V Ethernet Magnetics	973
Internal Regulator Enabled, 3.3 V Ethernet Magnetics	1148

### 20.4 Current Consumption and Power Consumption

This section details the device's typical supply current consumption and power dissipation for 10BASE-T, 100BASE-TX and power management modes of operation with the internal regulator enabled and disabled.

**Note:** Each mode in the current consumption and power dissipation tables assumes all PHYs are in the corresponding mode of operation.

### 20.4.1 INTERNAL REGULATOR DISABLED

## TABLE 20-4: CURRENT CONSUMPTION AND POWER DISSIPATION (REGS. DISABLED)

		3.3 V Device Current (mA) (A) Note 5, Note 7	1.2 V Device Current (mA) (B) Note 6, Note 7	TX Magnetics Current (mA) (C) Note 8	Device Power with 2.5 V Magnetics (mW) Note 9, Note 10	Device Power with 3.3 V Magnetics (mW) Note 9, Note 11
Reset (RST#)	Тур.	23.7	29.0	0.0	113	113
D0, 100BASE-TX with Traffic (No EEE)	Тур.	60.3	75.1	81.0	492	557
D0, 100BASE-TX Idle (w/o EEE)	Тур.	60.4	71.0	81.0	487	552
D0, 100BASE-TX Idle (with EEE)	Тур.	58.2	59.1	0.0	263	263
D0, 10BASE-T with Traffic	Тур.	22.9	57.0	198.0	639	798
D0, 10BASE-T Idle	Тур.	22.8	54.1	198.0	636	794
D0, PHY Energy Detect Power Down	Тур.	12.3	50.6	0.0	102	102
D0, PHY General Power Down	Тур.	5.4	51.1	0.0	80	80
D1, 100BASE-TX Idle (w/o EEE)	Тур.	59.3	41.3	81.0	448	513
D1, 100BASE-TX Idle (with EEE)	Тур.	54.6	29.8	0.0	216	216
D1, 10BASE-T Idle	Тур.	19.1	23.9	198.0	587	746
D1, PHY Energy Detect Power Down	Тур.	8.8	17.9	0.0	50.5	50.5
D1, PHY General Power Down	Тур.	1.5	18.3	0.0	27	27
D2, 100BASE-TX Idle (w/o EEE)	Тур.	56.8	41.4	81.0	440	505
D2, 100BASE-TX Idle (with EEE)	Тур.	54.6	30.0	0.0	217	217
D2, 10BASE-T Idle	Тур.	19.1	24.0	198.0	587	746

© 2015 Microchip Technology Inc.

#### TABLE 20-4: CURRENT CONSUMPTION AND POWER DISSIPATION (REGS. DISABLED)

D2, PHY Energy Detect Power Down	Тур.	8.7	6.5	0.0	37	37
D2, PHY General Power Down	Тур.	1.5	6.9	0.0	14	14
D3, PHY General Power Down	Тур.	1.5	3.5	0.0	10	10

Note 5: VDD33TXRX1, VDD33TXRX2, VDD33BIAS, VDD33, VDDIO

#### Note 6: VDD12TX1, VDD12TX2, OSCVDD12, VDDCR

- Note 7: Current measurements do not include power applied to the magnetics or the optional external LEDs.
- **Note 8:** The Ethernet component current is independent of the supply rail voltage (2.5V or 3.3V) of the transformer. Two internal PHY copper TP operation is assumed. Current is half if only one PHY is enabled or if one PHY is using 100BASE-FX mode. Current is zero if neither PHY is enabled or if both PHYs are using 100BASE-FX mode.
- Note 9: This includes the power dissipated by the transmitter by way of the current through the transformer.
- **Note 10:** 3.3\*(A) + 1.2\*(B) + (2.5)\*(C) @ Typ
- Note 11: 3.3\*(A) + 1.2\*(B) + (3.3)\*(C) @ Typ

#### 20.4.2 INTERNAL REGULATOR ENABLED

		3.3 V Device Current (mA) (A) Note 12, Note 13, Note 14	TX Magnetics Current (mA) (C) Note 15	Device Power with 2.5 V Magnetics (mW) Note 16, Note 17	Device Power with 3.3 V Magnetics (mW) Note 16, Note 18
Reset (RST#)	Тур.	54.0	0.0	179	179
D0, 100BASE-TX with Traffic (No EEE)	Тур.	136.9	81.0	655	720
D0, 100BASE-TX Idle (w/o EEE)	Тур.	132.8	81.0	641	706
D0, 100BASE-TX Idle (with EEE)	Тур.	118.1	0.0	390	390
D0, 10BASE-T with Traffic	Тур.	80.5	198.0	761	920
D0, 10BASE-T Idle	Тур.	77.0	198.0	750	908
D0, PHY Energy Detect Power Down	Тур.	63.1	0.0	209	209

#### TABLE 20-5: CURRENT CONSUMPTION AND POWER DISSIPATION (REGS. ENABLED)

D0, PHY General Power Down	Тур.	56.8	0.0	188	188
D1, 100BASE-TX Idle (w/o EEE)	Тур.	99.2	81.0	530	595
D1, 100BASE-TX Idle (with EEE)	Тур.	84.8	0.0	280	280
D1, 10BASE-T Idle	Тур.	43.6	198.0	639	798
D1, PHY Energy Detect Power Down	Тур.	26.2	0.0	87	87
D1, PHY General Power Down	Тур.	19.2	0.0	64	64
D2, 100BASE-TX Idle (w/o EEE)	Тур.	99.2	81.0	530	595
D2, 100BASE-TX Idle (with EEE)	Тур.	84.9	0.0	281	281
D2, 10BASE-T Idle	Тур.	43.8	198.0	640	798
D2, PHY Energy Detect Power Down	Тур.	14.8	0.0	49	49
D2, PHY General Power Down	Тур.	8.0	0.0	27	27
D3, PHY General Power Down	Тур.	4.4	0.0	15	15

#### TABLE 20-5: CURRENT CONSUMPTION AND POWER DISSIPATION (REGS. ENABLED)

Note 12: VDD33TXRX1, VDD33TXRX2, VDD33BIAS, VDD33, VDDIO

**Note 13:** VDD12TX1 and VDD12TX2, are driven by the internal regulator via the PCB. The current is accounted for via VDD33.

Note 14: Current measurements do not include power applied to the magnetics or the optional external LEDs.

Note 15: The Ethernet component current is independent of the supply rail voltage (2.5V or 3.3V) of the transformer. Two internal PHY copper TP operation is assumed. Current is half if only one PHY is enabled or if one PHY is using 100BASE-FX mode. Current is zero if neither PHY is enabled or if both PHYs are using 100BASE-FX mode.

Note 16: This includes the power dissipated by the transmitter by way of the current through the transformer.

**Note 17:** 3.3\*(A) + (2.5)\*(C) @ Typ

Note 18: 3.3\*(A) + (3.3)\*(C) @ Typ

## 20.5 DC Specifications

Parameter	Symbol	Min	Тур	Max	Units	Notes
IS Type Input Buffer						
Low Input Level	V <sub>ILI</sub>	-0.3		0.8	V	
High Input Level	V <sub>IHI</sub>	2.0		3.6	V	
Schmitt Trigger Hysteresis (V <sub>IHT</sub> - V <sub>ILT</sub> )	V <sub>HYS</sub>	121		151	mV	
Input Leakage (V <sub>IN</sub> = VSS or VDD33)	I <sub>IH</sub>	-10		10	μA	Note 19
Input Capacitance	C <sub>IN</sub>			3	pF	
Pull-Up Impedance (V <sub>IN</sub> = VSS)	R <sub>DPU</sub>	6		8.9	ΚΩ	
Pull-Down Impedance (V <sub>IN</sub> = VDD33)	R <sub>DPD</sub>	52		79	ΚΩ	
Al Type Input Buffer (FXSDENA/FXSDENB)						
Low Input Level	V <sub>IL</sub>	-0.3		0.8	V	
High Input Level	V <sub>IH</sub>	1.2		VDD33+0.3	V	
Al Type Input Buffer (RXPA/RXNA/RXPB/RXNB)						
Differential Input Level	V <sub>IN-DIFF</sub>	0.1		VDD33TXRXx	V	
Common Mode Voltage	V <sub>CM</sub>	1.0	VDD33TXRXx-1.3		V	
Input Capacitance	C <sub>IN</sub>			5	pF	
AI Type Input Buffer ( <u>FXLOSEN</u> Input)						
State A Threshold	$V_{THA}$	-0.3		0.8	V	
State B Threshold	$V_{THB}$	1.2		1.7	V	
State C Threshold	V <sub>THC</sub>	2.3		VDD33+0.3	V	
ICLK Type Input Buffer (OSCI Input)						Note 20
Low Input Level	V <sub>ILI</sub>	-0.3		0.35	V	
High Input Level	V <sub>IHI</sub>	OSCVDD12-0.35		3.6	V	
Input Leakage	I <sub>ILCK</sub>	-10		10	μA	

### TABLE 20-6: NON-VARIABLE I/O DC ELECTRICAL CHARACTERISTICS

TABLE 20-6:	NON-VARIABLE I/O DC ELECTRICAL CHA	RACTERISTICS (CONTINUED)

Parameter	Symbol	Min	Тур	Мах	Units	Notes
ILVPECL Input Buffer						
Low Input Level	$\vee_{ L}$ -VDD33TXRXx	VDD33TXRXx+0.3		-1.48	V	Note 21
High Input Level	V <sub>IH</sub> -VDD33TXRXx	-1.14		0.3	V	Note 21
OLVPECL Output Buffer						
Low Output Level	V <sub>OL</sub>			VDD33TXRXx-1.62	V	
High Output Level	V <sub>OH</sub>	VDD33TXRXx-1.025			V	
Peak-to-Peak Differential (SFF mode)	V <sub>DIFF-SFF</sub>	1.2	1.6	2.0	V	
Peak-to-Peak Differential (SFP mode)	V <sub>DIFF-SFP</sub>	0.6	0.8	1.0	V	
Common Mode Voltage	V <sub>CM</sub>	1.0	VDD33TXRXx-1.3		V	
Offset Voltage	V <sub>OFFSET</sub>		40		mV	Note 22
Load Capacitance	C <sub>LOAD</sub>			10	pF	

Note 19: This specification applies to all inputs and tri-stated bi-directional pins. Internal pull-down and pull-up resistors add +/- 50 μA per-pin (typical).

Note 20: OSCI can optionally be driven from a 25 MHz singled-ended clock oscillator.

Note 21: LVPECL compatible.

**Note 22:** V<sub>OFFSET</sub> is a function of the external resistor network configuration. The listed value is recommended to prevent issues due to crosstalk.

### TABLE 20-7: VARIABLE I/O DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min	1.8 V Тур	3.3 V Typ	Мах	Units	Notes
VIS Type Input Buffer							
Low Input Level	V <sub>ILI</sub>	-0.3				V	
High Input Level	V <sub>IHI</sub>				3.6	V	
Negative-Going Threshold	V <sub>ILT</sub>	0.64	0.83	1.41	1.76	V	Schmitt trigger
Positive-Going Threshold	V <sub>IHT</sub>	0.81	0.99	1.65	1.90	V	Schmitt trigger
Schmitt Trigger Hysteresis (V <sub>IHT</sub> - V <sub>ILT</sub> )	V <sub>HYS</sub>	102	158	138	288	mV	
Input Leakage (V <sub>IN</sub> = VSS or VDDIO)	Ι <sub>ΙΗ</sub>	-10			10	μA	Note 23
Input Capacitance	C <sub>IN</sub>				2	pF	
Pull-Up Impedance (V <sub>IN</sub> = VSS)	R <sub>DPU</sub>	54	68	82		KΩ	
Pull-Up Current (V <sub>IN</sub> = VSS)	I <sub>DPU</sub>	20	27	67		μA	
Pull-Down Impedance (V <sub>IN</sub> = VDD33)	R <sub>DPD</sub>	54	68	85		KΩ	
Pull-Down Current (V <sub>IN</sub> = VDD33)	I <sub>DPD</sub>	19	26	66		μA	
VO8 Type Buffers							
Low Output Level	V <sub>OL</sub>				0.4	V	I <sub>OL</sub> = 8 mA
High Output Level	V <sub>OH</sub>	<b>VDDIO</b> - 0.4				V	I <sub>OH</sub> = -8 mA
VOD8 Type Buffer							
Low Output Level	V <sub>OL</sub>				0.4	V	I <sub>OL</sub> = 8 mA
VO12 Type Buffers							
Low Output Level	V <sub>OL</sub>				0.4	v	I <sub>OL</sub> = 12 mA
High Output Level	V <sub>OH</sub>	<b>VDDIO</b> - 0.4				V	I <sub>OH</sub> = -12 mA
VOD12 Type Buffer	011						
Low Output Level	V <sub>OL</sub>				0.4	v	I <sub>OL</sub> = 12 mA
VOS12 Type Buffers							
High Output Level	V <sub>OH</sub>	<b>VDDIO</b> - 0.4				v	I <sub>OH</sub> = -12 mA
VO16 Type Buffers							
Low Output Level	V <sub>OL</sub>				0.4	V	I <sub>OL</sub> = 16 mA
High Output Level	V <sub>OH</sub>	<b>VDDIO</b> - 0.4				V	I <sub>OH</sub> = -16 mA

**Note 23:** This specification applies to all inputs and tri-stated bi-directional pins. Internal pull-down and pull-up resistors add ±50 µA per-pin (typical).

Parameter	Symbol	Min	Тур	Max	Units	Notes
Peak Differential Output Voltage High	V <sub>PPH</sub>	950	-	1050	mVpk	Note 24
Peak Differential Output Voltage Low	V <sub>PPL</sub>	-950	-	-1050	mVpk	Note 24
Signal Amplitude Symmetry	V <sub>SS</sub>	98	-	102	%	Note 24
Signal Rise and Fall Time	T <sub>RF</sub>	3.0	-	5.0	ns	Note 24
Rise and Fall Symmetry	T <sub>RFS</sub>	-	-	0.5	ns	Note 24
Duty Cycle Distortion	D <sub>CD</sub>	35	50	65	%	Note 25
Overshoot and Undershoot	V <sub>OS</sub>	-	-	5	%	
Jitter	-	-	-	1.4	ns	Note 26

Note 24: Measured at line side of transformer, line replaced by 100  $\Omega$  (+/- 1%) resistor.

Note 25: Offset from 16 ns pulse width at 50% of pulse peak.

Note 26: Measured differentially.

#### TABLE 20-9: 10BASE-T TRANSCEIVER CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Units	Notes
Transmitter Peak Differential Output Voltage	V <sub>OUT</sub>	2.2	2.5	2.8	V	Note 27
Receiver Differential Squelch Threshold	V <sub>DS</sub>	300	420	585	mV	

Note 27: Min/max voltages guaranteed as measured with 100  $\Omega$  resistive load.

#### 20.6 AC Specifications


This section details the various AC timing specifications of the device.

- **Note:** The I<sup>2</sup>C timing adheres to the NXP  $l^2$ C-Bus Specification. Refer to the NXP  $l^2$ C-Bus Specification for detailed I<sup>2</sup>C timing information.
- Note: The MII/SMI timing adheres to the IEEE 802.3 Specification.
- Note: The RMII timing adheres to the RMII Consortium RMII Specification R1.2.

#### 20.6.1 EQUIVALENT TEST LOAD

Output timing specifications assume the 25 pF equivalent test load, unless otherwise noted, as illustrated in Figure 20-1.

#### FIGURE 20-1: OUTPUT EQUIVALENT TEST LOAD




#### 20.6.2 POWER SEQUENCING TIMING

These diagrams illustrates the device power sequencing requirements. The VDDIO, VDD33, VDD33TXRX1, VDD33TXRX2, VDD33TXRX2, VDD33BIAS and magnetics power supplies must all reach operational levels within the specified time period t<sub>pon</sub>. When operating with the internal regulators disabled, VDDCR, OSCVDD12, VDD12TX1 and VDD12TX2 are also included into this requirement.


In addition, once the **VDDIO** power supply reaches 1.0 V, it must reach 80% of its operating voltage level (1.44 V when operating at 1.8 V, 2.0 V when operating at 2.5 V, 2.64 V when operating at 3.3 V) within an additional 15ms. This requirement can be safely ignored if using an external reset as shown in Section 20.6.3, "Reset and Configuration Strap Timing".

Device power supplies can turn off in any order provided they all reach 0 volts within the specified time period t<sub>poff</sub>.

#### FIGURE 20-2: POWER SEQUENCE TIMING - INTERNAL REGULATORS



#### FIGURE 20-3: POWER SEQUENCE TIMING - EXTERNAL REGULATORS




#### TABLE 20-10: POWER SEQUENCING TIMING VALUES

Symbol	Description	Min	Тур	Max	Units
t <sub>pon</sub>	Power supply turn on time	-	-	50	ms
t <sub>poff</sub>	Power supply turn off time	-	-	500	ms

#### 20.6.3 RESET AND CONFIGURATION STRAP TIMING

This diagram illustrates the RST# pin timing requirements and its relation to the configuration strap pins and output drive. Assertion of RST# is not a requirement. However, if used, it must be asserted for the minimum period specified. The RST# pin can be asserted at any time, but must not be deasserted until  $t_{purstd}$  after all external power supplies have reached operational levels. Refer to Section 6.2, "Resets," on page 56 for additional information.



#### FIGURE 20-4: RST# PIN CONFIGURATION STRAP LATCHING TIMING

#### TABLE 20-11: RST# PIN CONFIGURATION STRAP LATCHING TIMING VALUES

Symbol	Description	Min	Тур	Max	Units
t <sub>purstd</sub>	External power supplies at operational level to RST# deasser- tion	25			ms
t <sub>rstia</sub>	RST# input assertion time	200	-	-	μS
t <sub>css</sub>	Configuration strap pins setup to RST# deassertion	200	-	-	ns
t <sub>csh</sub>	Configuration strap pins hold after RST# deassertion	10	-	-	ns
t <sub>odad</sub>	Output drive after deassertion	3	-	-	us

Note: The clock input must be stable prior to RST# deassertion.


**Note:** Device configuration straps are latched as a result of RST# assertion. Refer to Section 6.2.1, "Chip-Level Resets," on page 57 for details.

**Note:** Configuration strap latching and output drive timings shown assume that the Power-On reset has finished first otherwise the timings in Section 20.6.4, "Power-On and Configuration Strap Timing" apply.

#### 20.6.4 POWER-ON AND CONFIGURATION STRAP TIMING

This diagram illustrates the configuration strap valid timing requirements in relation to power-on. In order for valid configuration strap values to be read at power-on, the following timing requirements must be met.

#### FIGURE 20-5: POWER-ON CONFIGURATION STRAP LATCHING TIMING



#### TABLE 20-12: POWER-ON CONFIGURATION STRAP LATCHING TIMING VALUES

Symbol	Description	Min	Тур	Max	Units
t <sub>cfg</sub>	Configuration strap valid time		-	15	ms

**Note:** Configuration straps must only be pulled high or low. Configuration straps must not be driven as inputs.

Device configuration straps are also latched as a result of RST# assertion. Refer to Section 20.6.3, "Reset and Configuration Strap Timing" and Section 6.2.1, "Chip-Level Resets," on page 57 for additional details.

#### 20.6.5 SMI SLAVE CONTROLLER I/O TIMING

Timing specifications for the SMI Slave Controller are given in Section 14.2.4, "SMI Timing Requirements," on page 386.

#### 20.6.6 I<sup>2</sup>C SLAVE CONTROLLER I/O TIMING

The I<sup>2</sup>C Slave Controller adheres to the Philips  $l^2C$ -Bus Specification. Refer to the Philips  $l^2C$ -Bus Specification for detailed I<sup>2</sup>C timing information. Refer to Section 11.0, "I2C Slave Controller," on page 344 for additional information on the I<sup>2</sup>C Slave Controller.

#### 20.6.7 PHY MANAGEMENT INTERFACE (PMI) I/O TIMING

Timing specifications for the PHY Management Interface (PMI) are given in Section 14.3.4, "PMI Timing Requirements," on page 388.

#### 20.6.8 PHYSICAL PHY EXTERNAL MANAGEMENT ACCESS I/O TIMING

Timing specifications for Physical PHY External Management access are given in Section 9.2.19, "External Pin Access Timing Requirements," on page 123.

#### 20.6.9 VIRTUAL PHY MANAGEMENT ACCESS I/O TIMING

Timing specifications for Virtual PHY Management access are given in Section 9.3.4, "Virtual PHY Timing Requirements," on page 188.

#### 20.6.10 I<sup>2</sup>C EEPROM I/O TIMING

Timing specifications for I<sup>2</sup>C EEPROM access are given in Section 12.3, "I2C Master EEPROM Controller," on page 350.

#### 20.6.11 MII / TURBO MII / RMII I/O TIMING

Timing specifications for the MII / Turbo MII and RMII interfaces are given in Section 13.4, "Switch Fabric Timing Requirements," on page 371.

#### 20.6.12 JTAG TIMING

Timing specifications for the JTAG interface are given in Table 19.1.1, "JTAG Timing Requirements," on page 506.

© 2015 Microchip Technology Inc.

### 20.7 Clock Circuit

The device can accept either a 25 MHz crystal or a 25 MHz single-ended clock oscillator (±50 ppm) input. If the single-ended clock oscillator method is implemented, OSCO should be left unconnected and OSCI should be driven with a clock signal that adheres to the specifications outlined throughout Section 20.0, "Operational Characteristics". See Table 20-13 for the recommended crystal specifications.

TABLE 20-13:	CRYSTAL SPECIFICATIONS
--------------	------------------------


PARAMETER	SYMBOL	MIN	NOM	MAX	UNITS	NOTES		
Crystal Cut		AT, typ						
Crystal Oscillation Mode		Fund	lamental Mode	9				
Crystal Calibration Mode		Paralle	I Resonant Mo	de				
Frequency	F <sub>fund</sub>	-	25.000	-	MHz			
802.3 Frequency Tolerance at 25°C	F <sub>tol</sub>	-	-	±40	ppm	Note 28		
802.3 Frequency Stability Over Temp	F <sub>temp</sub>	-	-	±40	ppm	Note 28		
802.3 Frequency Deviation Over Time	F <sub>age</sub>	-	±3 to 5	-	ppm	Note 29		
802.3 Total Allowable PPM Bud- get		-	-	±50	ppm	Note 30		
Shunt Capacitance	CO	-	-	7	pF			
Load Capacitance	CL	-	-	18	pF			
Drive Level	P <sub>W</sub>	300 Note 31	-	-	μW			
Equivalent Series Resistance	R <sub>1</sub>	-	-	100	Ω			
Operating Temperature Range		Note 32	-	Note 33	°C			
OSCI Pin Capacitance		-	3 typ	-	pF	Note 34		
OSCO Pin Capacitance		-	3 typ	-	pF	Note 34		

- **Note 28:** The maximum allowable values for frequency tolerance and frequency stability are application dependent. Since any particular application must meet the IEEE ±50 ppm Total PPM Budget, the combination of these two values must be approximately ±45 ppm (allowing for aging).
- Note 29: Frequency Deviation Over Time is also referred to as Aging.
- Note 30: The total deviation for 100BASE-TX is ±50 ppm.
- **Note 31:** The minimum drive level requirement P<sub>W</sub> is reduced to 100 uW with the addition of a 500  $\Omega$  series resistor, if C<sub>O</sub> ≤5 pF, C<sub>L</sub> ≤12 pF and R1≤80  $\Omega$
- Note 32: 0 °C for commercial version, -40 °C for industrial version
- Note 33: +70 °C for commercial version, +85 °C for industrial version
- **Note 34:** This number includes the pad, the bond wire and the lead frame. PCB capacitance is not included in this value. The **OSCI** pin, **OSCO** pin and PCB capacitance values are required to accurately calculate the value of the two external load capacitors. The total load capacitance must be equivalent to what the crystal expects to see in the circuit so that the crystal oscillator will operate at 25.000 MHz.


## 21.0 PACKAGE OUTLINES

### 21.1 88-QFN

### FIGURE 21-1: 88-QFN PACKAGE



#### **FIGURE 21-2: 88-QFN PACKAGE DIMENSIONS**



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

## 21.2 80-TQFP-EP





- Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

## 22.0 REVISION HISTORY

### TABLE 22-1: REVISION HISTORY

Revision Level	Section/Figure/Entry	Correction
DS00001927A (06-30-15)		Initial Release

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] [X] / XX T T Tape and Reel Temperature Package Option Range		Stand	355/ML ard Packaging (Tray), nercial Temperature,
Device:	LAN9355	b)	Tape a	355TI/PT and Reel trial Temperature,
Tape and Reel Option:	Blank = Standard packaging (tray) T = Tape and Reel <sup>(Note 1)</sup>		80-pir	n TQFP-EP
Temperature Range:	Blank = 0°C to +70°C (Commercial) I = -40°C to +85°C (Industrial)			
Package:	ML = 88-pin QFN PT = 80-pin TQFP-EP	Note	1:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 9781632773395

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mnufacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6. The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Pforzheim** Tel: 49-7231-424750

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

01/27/15



## **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

	<section-header></section-header>		
Marchine     Marchine       Marchine     M	Market	Marchine     Marchine     Image: Control of the sector of the sec	





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.