

# LP1030DK1-G Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number LP1030DK1-G-DG

Manufacturer Microchip Technology

Manufacturer Product Number LP1030DK1-G

Description MOSFET 2P-CH 300V SOT23-5

**Detailed Description** Mosfet Array 300V Surface Mount SOT-23-5



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# **Purchase and inquiry**

Manufacturer Product Number:	Manufacturer:
LP1030DK1-G	Microchip Technology
Series:	Product Status:
-	Obsolete
Technology:	Configuration:
MOSFET (Metal Oxide)	2 P-Channel (Dual)
FET Feature:	Drain to Source Voltage (Vdss):
-	300V
Current - Continuous Drain (Id) @ 25°C:	Rds On (Max) @ Id, Vgs:
-	1800hm @ 20mA, 7V
Vgs(th) (Max) @ ld:	Gate Charge (Qg) (Max) @ Vgs:
2.4V @ 1mA	
Input Capacitance (Ciss) (Max) @ Vds:	Power - Max:
10.8pF @ 25V	
Operating Temperature:	Mounting Type:
-25°C ~ 125°C (TJ)	Surface Mount
Package / Case:	Supplier Device Package:
SC-74A, SOT-753	SOT-23-5
Base Product Number:	
LP1030	

# **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
ECCN:	HTSUS:
EAR99	8541.29.0095

# 300V, Dual P-Channel **Enhancement-Mode Lateral MOSFET**

#### **Features**

- ▶ 300V breakdown voltage
- Integrated gate-to-source resistor
- ► Integrated gate-to-source Zener diode
- Low input capacitance
- Fast switching speeds
- Free from secondary breakdown

#### **Applications**

- ► High voltage level translators
- Current sources
- ► High side switches
- Discrete Amplifier

#### **Ordering Information**

Part Number	Package Option	Packing
LP1030DK1-G	5-Lead SOT-23	2500/Reel

<sup>-</sup>G denotes a lead (Pb)-free / RoHS compliant package

### Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	BV <sub>DGS</sub>
Gate-Source voltage	-16V to +1.0V
Operating temperature range	-25°C to 125°C

Absolute Maximum Ratings are those values beyond which damage to the device can occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### Typical Thermal Resistance

Typical Incinial Residence									
Package		$oldsymbol{ heta}_{ja}$							
5-Lead SOT-23		253°C/W							

#### Note:

Thermal testboard per JEDEC JESD51-7

#### **General Description**

The LP1030D is a dual high voltage P-channel enhancementmode (normally-off) lateral MOSFET. Each MOSFET has integrated gate-to-source resistor and gate-to-source Zener diode. This allows the device to be easily driven with a capacitively coupled gate drive circuit.

The LP1030D utilizes an advanced lateral MOSFET structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices.

Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.


#### **Product Summary**

BV <sub>DSS</sub> (V)	$R_{DS(ON)} \ (typ\ \Omega)$	V <sub>GS(th)</sub> (max V)	l <sub>D(ON)</sub> (min mA)
-300	180	-2.4	-50

### **Pin Configuration**



### **Package Marking**



Package may or may not include the following marks: Si or 4



5-Lead SOT-23


### P-Channel Electrical Characteristics (T<sub>i</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions			
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	-300	-	-	V	$V_{GS} = 0V, I_{D} = -2.0 \text{mA}$			
$V_{GS(th)}$	Gate threshold voltage	-1.4	-1.7	-2.4	V	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA			
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	-	5.0	mV/°C	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA			
R <sub>GS</sub>	Gate-to-source shunt resistor	15	-	45	kΩ	I <sub>GS</sub> = -100μA			
V <sub>z</sub>	Gate-to-source Zener voltage	16	-	-	V	I <sub>GS</sub> = -1.0mA			
		-	-	-10	μA	$V_{GS}$ = 0V, $V_{DS}$ = Max rating			
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_{A} = 125$ °C			
I <sub>D(ON)</sub>	On-state drain current	-50	-	-	mA	$V_{GS} = -7.0V, V_{DS} = -25V$			
R <sub>DS(ON)</sub>	Static drain-to-source on-state resistance	-	180	-	Ω	$V_{GS} = -7.0V, I_{D} = -20mA$			
C <sub>iss</sub>	Input capacitance	-	10.8	-		V <sub>GS</sub> = 0V,			
C <sub>oss</sub>	Common source output capacitance		4.2	-	pF	$V_{DS} = -25V,$			
C <sub>RSS</sub>	Reverse transfer capacitance	-	3.1	-		f = 1.0MHz			
t <sub>d(ON)</sub>	Turn-on delay time	-	1.0	-		V <sub>DD</sub> = -25V,			
t <sub>r</sub>	Rise time	-	11.5	-	no				
t <sub>d(OFF)</sub>	Turn-off delay time	-	3.8	-	ns	$I_D = -50 \text{mA},$ $R_{GEN} = 25 \Omega$			
t,	Fall time	-	16	-		GEN			
V <sub>SD</sub>	Diode forward voltage drop	-	-	-1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -25mA			
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -25mA			


#### Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

### **Switching Waveforms and Test Circuit**




#### **Block Diagram**



# 5-Lead SOT-23 Package Outline (K1)

### 2.90x1.60mm body, 1.45mm height (max), 0.95mm pitch



#### Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	<b>A1</b>	A2	b	D	Е	E1	е	e1	L	L1	L2	θ	θ1
Dimension (mm)	MIN	0.90*	0.00	0.90	0.30	2.75*	2.60*	1.45*	0.05	4 00	0.30	0.00	0.05	<b>0</b> °	5°
	NOM	-	-	1.15	-	2.90	2.80	1.60		1.90 BSC	0.45	0.60 REF	0.25 BSC	<b>4</b> º	10°
	MAX	1.45	0.15	1.30	0.50	3.05*	3.00*	1.75*	ВОО	ВОО	0.60	IXLI	ВОО	<b>8</b> º	15°

JEDEC Registration MO-178, Variation AA, Issue C, Feb. 2000.

Drawings not to scale.

Supertex Doc. #: DSPD-5SOT23K1, Version A041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2014 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>\*</sup> This dimension is not specified in the JEDEC drawing.



#### **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com