

# **MCP2518FDT-E/SL Datasheet**

www.digi-electronics.com

Μ



DiGi Electronics Part Number	MCP2518FDT-E/SL-DG
Manufacturer	Microchip Technology
Manufacturer Product Number	MCP2518FDT-E/SL
Description	IC CAN CONTROLLER SPI 14SOIC
Detailed Description	CAN Controller CAN 2.0 SPI Interface 14-SOIC

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



### Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
MCP2518FDT-E/SL	Microchip Technology
Series:	Product Status:
Functional Safety (FuSa)	Active
DiGi-Electronics Programmable:	Protocol:
Not Verified	CAN
Function:	Interface:
Controller	SPI
Standards:	Voltage - Supply:
CAN 2.0	2.7V ~ 5.5V
Current - Supply:	Operating Temperature:
20mA	-40°C ~ 125°C
Package / Case:	Supplier Device Package:
14-SOIC (0.154", 3.90mm Width)	14-SOIC
Base Product Number:	
MCP2518	

### **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	3 (168 Hours)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	



# <u>MCP2518FD</u>

### **External CAN FD Controller with SPI Interface**

#### Features

#### <u>General</u>

- External CAN FD Controller with Serial Peripheral Interface (SPI)
- Arbitration Bit Rate up to 1 Mbps
- Data Bit Rate up to 8 Mbps
- CAN FD Controller modes
- Mixed CAN 2.0B and CAN FD Mode
- CAN 2.0B Mode
- Conforms to ISO 11898-1:2015

#### Message FIFOs

- 31 FIFOs, configurable as Transmit or Receive FIFOs
- One Transmit Queue (TXQ)
- · Transmit Event FIFO (TEF) with 32 bit time stamp

#### Message Transmission

- Message transmission prioritization:
  - Based on priority bit field
  - Message with lowest ID gets transmitted first using the Transmit Queue (TXQ)
- Programmable automatic retransmission attempts: unlimited, 3 attempts or disabled

#### Message Reception

- · 32 Flexible Filter and Mask Objects
- Each object can be configured to filter either:
- Standard ID + first 18 data bits, or
- Extended ID
- · 32-bit Time Stamp

#### **Special Features**

- VDD: 2.7 to 5.5V
- Active Current: maximum 20 mA at 5.5 V, 40 MHz CAN clock
- Sleep Current: 15 μA, typical
- Low Power Mode current: maximum 10  $\mu A$  from -40°C to +150°C
- · Message Objects are located in RAM: 2 KB
- Up to 3 Configurable Interrupt Pins
- Bus Health Diagnostics and Error Counters
- Transceiver Standby Control
- Start of frame pin for indicating the beginning of messages on the bus
- AEC-Q100 Qualified

- Temperature Ranges:
  - Extended (E): -40°C to +125°C
  - High (H): -40°C to +150°C

#### Oscillator Options

- 40, 20 or 4 MHz Crystal or Ceramic Resonator; External Clock Input
- · Clock Output with Prescaler

#### SPI Interface

- Up to 20 MHz SPI clock speed
- Supports SPI Modes 0, 0 and 1, 1
- Registers and bit fields are arranged in a way to enable efficient access through SPI

#### Safety Critical Systems

- SPI commands with CRC to detect noise on SPI interface
- Error Correction Code (ECC) protected RAM

#### **Additional Features**

- GPIO pins: INT0 and INT1 can be configured as general purpose I/O
- Open drain outputs: TXCAN, INT, INTO, and INT1 pins can be configured as push/pull or open drain outputs
- ISO 26262 Functional Safety ready

### Package Types

	N	ICP251	FD	
		SOIC1	4	
TXCAI	N []	$\bigcirc$	14 VDD	
RXCA	N 2		13 nCS	
CLKO/SO	F 3		12 SDO	
IN	т (4		11 SDI	
OSC	2 5		10 scк	
OSC	1 6		9 INT0/GPIO0/	XSTBY
VS	s 7		8 INT1/GPIO1	
VDF		<b>/ICP251</b> with we	3 <b>FD</b> table flanks*	
TXCAN	1]	/	14 VDD	
RXCAN	2		13 nCS	
CLKO/SOF	3		12 SDO	
INT	4	EP*	11 SDI	
OSC2	5		10 SCK	
OSC1	6		9 INT0/GPIO0/2	XSTBY
VSS	7		8 INT1/GPIO1	
VDFN14 incl Table 1-1	udes	an Expo	ed Thermal Pad	(EP); see

### 1.0 DEVICE OVERVIEW

The MCP2518FD device is a cost-effective and small-footprint CAN FD controller that can be easily added to a microcontroller with an available SPI interface. A CAN FD channel can be easily added to a microcontroller that is either lacking a CAN FD peripheral or does not have enough CAN FD channels.

MCP2518FD supports both CAN frames in the Classical format (CAN2.0B) and CAN Flexible Data Rate (CAN FD) format, as specified in ISO 11898-1:2015.

The MCP2518FD device was improved as follows:


- Added Low Power Mode (LPM), in order to reduce leakage current to 10  $\mu A$  over the full temperature range.
- Extended SEQ field in Transmit Message Object and Transmit Event FIFO Object from 7 to 23 bits.
- Added DEVID register to distinguish between future members of the device family.
- Switched to saw cut DFN package with wettable flanks.

### 1.1 Block Diagram

Figure 1.1 shows the block diagram of the MCP2518FD device. MCP2518FD contains the following main blocks:

- The CAN FD Controller module implements the CAN FD protocol, and contains the FIFOs and Filters.
- The SPI interface is used to control the device by accessing Special Function Registers (SFR) and RAM.
- The RAM controller arbitrates the RAM accesses between the SPI and CAN FD Controller module.
- The Message RAM is used to store the data of the Message Objects.
- The oscillator generates the CAN clock.
- The Internal LDO and POR circuit.
- The I/O control.

Note 1: This data sheet summarizes the features of the MCP2518FD device. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual".



### FIGURE 1-1: MCP2518FD BLOCK DIAGRAM

### 1.2 Pinout Description

 Table 1-1 describes the functions of the pins.

#### TABLE 1-1: MCP2518FD STANDARD PINOUT VERSION

Pin Name	SOIC	VDFN	Pin Type	Description
TXCAN	1	1	0	Transmit output to CAN FD transceiver
RXCAN	2	2	I	Receive input from CAN FD transceiver
CLKO/SOF	3	3	0	Clock output/Start of Frame output
INT	4	4	0	Interrupt output (active low)
OSC2	5	5	0	External oscillator output
OSC1	6	6	I	External oscillator input
Vss	7	7	Р	Ground
INT1/GPIO1	8	8	I/O	RX Interrupt output (active low)/GPIO
INT0/GPIO0/ XSTBY	9	9	I/O	TX Interrupt output (active low)/GPIO/ Transceiver Standby output
SCK	10	10	I	SPI clock input
SDI	11	11	I	SPI data input
SDO	12	12	0	SPI data output
nCS	13	13	I	SPI chip select input
Vdd	14	14	Р	Positive Supply
EP	-	15	Р	Exposed Pad; connect to Vss

Legend: P = Power, I = Input, O = Output

### **1.3** Typical Application

Figure 1-2 shows an example of a typical application of the MCP2518FD device. In this example, the microcontroller operates at 3.3V.

The MCP2518FD device interfaces directly with microcontrollers operating at 2.7V to 5.5V. In addition, the MCP2518FD device connects directly to high-speed CAN FD transceivers. There are no external level shifters required when connecting VDD of the MCP2518FD and the microcontroller to VIO of the transceiver.


The VDD of the CAN FD transceiver is connected to 5V.

The SPI interface is used to configure and control the CAN FD controller.

The MCP2518FD device signals interrupts to the microcontroller by using INT, INT0 and INT1. Interrupts need to be cleared by the microcontroller through SPI.

The CLKO pin provides the clock to the microcontroller.

#### FIGURE 1-2: MCP2518FD INTERFACING WITH A 3.3V MICROCONTROLLER



### 2.0 CAN FD CONTROLLER MODULE

Figure 2-1 shows the main blocks of the CAN FD Controller module:

- The CAN FD Controller module has multiple modes:
  - Configuration
  - Normal CAN FD
  - Normal CAN 2.0
  - Sleep (normal Sleep mode and Low Power Mode)
  - Listen Only
  - Restricted Operation
  - Internal and External Loop back modes
- The CAN FD Bit Stream Processor (BSP) implements the Medium Access Control of the CAN FD protocol described in ISO 11898-1:2015. It serializes and de-serializes the bit stream, encodes and decodes the CAN FD frames, manages the medium access, acknowledges frames and detects and signals errors.
- The TX Handler prioritizes the messages that are requested for transmission by the Transmit FIFOs. It uses the RAM Interface to fetch the transmit data from RAM and provides it to the BSP for transmission.
- The BSP provides received messages to the RX Handler. The RX Handler uses the Acceptance Filter to filter out messages that shall be stored into Receive FIFOs. It uses the RAM Interface to store received data into RAM.

- Each FIFO can be configured either as a Transmit or Receive FIFO. The FIFO Control keeps track of the FIFO Head and Tail, and calculates the User Address. For a TX FIFO, the User Address points to the address in RAM where the data for the next transmit message shall be stored. For a RX FIFO, the User Address points to the address in RAM where the data of the next receive message shall be read. The User notifies the FIFO that a message was written to or read from RAM by incrementing the Head/Tail of the FIFO.
- The Transmit Queue (TXQ) is a special transmit FIFO that transmits the messages based on the ID of the messages stored in the queue.
- The Transmit Event FIFO (TEF) stores the message IDs of the transmitted messages.
- A free-running Time Base Counter is used to time stamp received messages. Messages in the TEF can also be time stamped.
- The CAN FD Controller module generates interrupts when new messages are received or when messages were transmitted successfully.
- The SFR are used to control and to read the status of the CAN FD Controller module.

Note 1: This data sheet summarizes the features of the CAN FD Controller module. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "MCP25xxFD Family Reference Manual".

### FIGURE 2-1: CAN FD CONTROLLER MODULE BLOCK DIAGRAM




FIGURE 3-1:

### MCP2518FD

MEMORY MAP

### 3.0 MEMORY ORGANIZATION

Figure 3-1 illustrates the main sections of the memory and its address ranges:

- MCP2518FD Special Function Registers
- CAN FD Controller module SFR
- Message Memory (RAM)

The SFR are 32-bit wide. The LSB is located at the lower address, for example, the LSB of C1CON is located at address  $0 \times 000$ , while its MSB is located at address  $0 \times 003$ .

Table 3-1 lists the MCP2518FD specific registers. The first column contains the address of the SFR.

Table 3-2 lists the registers of the CAN FD Controller module. The first column contains the address of the SFR.

#### MSB LSB Address Address -32 bit-0x003 0x000 MSB LSB CAN FD Controller Module SFR (752 BYTE) 0x2EF 0x2EC 0x2F3 0x2F0 Unimplemented (272 BYTE) 0x3FF 0x3FC 0x403 0X400 RAM (2KBYTE) **OxBFF** 0xBFC 0xC03 0xC00 Unimplemented (512 BYTE) 0xDFF 0xDFC 0xE00 0xE03 MCP2518FD SFR (24 BYTE) 0xE17 0xE14 0xE1B 0xE18 Reserved (488 BYTE) **OxFFF 0xFFC**

### © 2019-2020 Microchip Technology Inc.

IABLE	J-1. N			GISTER S	UNINAN					
Address	Name	)	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
E03	OSC	31:24	-	_	_	_	_	_	_	_
E02		23:16			-	-	-			_
E01		15:8	—	—	—	SCLKRDY	—	OSCRDY	—	PLLRDY
E00 <sup>(1)</sup>		7:0		CLKOE	DIV[1:0]	SCLKDIV	LPMEN	OSCDIS		PLLEN
	IOCON	31:24	_	INTOD	SOF	TXCANOD	—	_	PM1	PM0
		23:16	-	_	—	—	—	_	GPIO1	GPIO0
		15:8	_	_	—	—	—	_	LAT1	LAT0
E04		7:0	-	XSTBYEN	—	—	—	_	TRIS1	TRIS0
	CRC	31:24	_	_	—	—	—	_	FERRIE	CRCERRIE
		23:16	-	_	—	—	—	_	FERRIF	CRCERRIF
		15:8				CRC	[15:8]			
E08		7:0				CRC	[7:0]			
	ECCCON	31:24	-	_	_	_	_	_	—	_
		23:16	_	_	—	—	—	_	—	—
		15:8	—				PARITY[6:0]			
E0C		7:0	-	_	—	—	—	DEDIE	SECIE	ECCEN
	ECCSTAT	31:24	_	_	—	—		ERRADI	DR[11:8]	
		23:16				ERRAD	DR[7:0]			
		15:8	_	_	_	_	_	_	—	_
E10		7:0			—	—	—	DEDIF	SECIF	—
	DEVID	31:24	_	_	_	—	—	_	—	_
		23:16	_	_	_	_	_	_	_	_
		15:8	-	_	—	—	—	_	_	—
E14		7:0		ID[;	3:0]			REV	[3:0]	
	<b>-</b> , ,	-			-				[0.0]	

### TABLE 3-1: MCP2518FD REGISTER SUMMARY

**Note 1:** The lower order byte of the 32-bit register resides at the low-order address.

2: The bit fields in the IOCON register must be written using single data byte SFR WRITE instructions.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
03	C1CON	31:24			/S[3:0]		ABAT		REQOP[2:0]			
02		23:16		OPMOD[2:0]		TXQEN	STEF	SERR2LOM	ESIGM	RTXAT		
01		15:8	-	_	-	BRSDIS	BUSY	WF	F[1:0]	WAKFIL		
00 <sup>[1]</sup>		7:0	—	PXEDIS	ISOCRCEN		•	DNCNT[4:0]				
C1NBTCFG	31:24				BRF	P[7:0]						
	23:16				TSEG	61[7:0]						
		15:8	-				TSEG2[6:0]					
04		7:0	—				SJW[6:0]					
C1DBTCFG		31:24				BRF	P[7:0]					
	23:16	—	—	— — TSEG1[4:0]								
		15:8	-	_	-	-		TSEG	62[3:0]			
08		7:0	—	—	-	-		SJW	/[3:0]			
	C1TDC	31:24		—	_	_	—	_	EDGFLTEN	SID11EN		
		23:16	-	—	-	-	—	-	TDCMC	DD[1:0]		
		15:8	-				TDCO[6:0]					
0C		7:0		_			TDC	V[5:0]				
C1TBC	31:24				TBC[	31:24]						
		23:16		TBC[23:16]								
		15:8		TBC[15:8]								
10		7:0				TBC	C[7:0]					
C1TSCON	C1TSCON	31:24	_	—		_	—	_		—		
		23:16	-	—	-	-	—	TSRES	TSEOF	TBCEN		
		15:8	_	—	_	_	—	_	TBCPF	RE[9:8]		
14		7:0	TBCPRE[7:0]									
	C1VEC	31:24	- RXCODE[6:0]									
		23:16	—				TXCODE[6:0]					
		15:8	-									
18		7:0	- ICODE[6:0]									
	C1INT	31:24	IVMIE	WAKIE	CERRIE	SERRIE	RXOVIE	TXATIE	SPICRCIE	ECCIE		
		23:16	—	—	_	TEFIE	MODIE	TBCIE	RXIE	TXIE		
		15:8	IVMIF	WAKIF	CERRIF	SERRIF	RXOVIF	TXATIF	SPICRCIF	ECCIF		
1C		7:0	—	—		TEFIF	MODIF	TBCIF	RXIF	TXIF		
C1RXIF	31:24		RFIF[31:24]									
		23:16		RFIF[23:16]								
		15:8					[15:8]					
20 C1TXIF	7:0		RFIF[7:1] —									
	C1TXIF	31:24					31:24]					
		23:16	TFIF[23:16]									
		15:8				TFIF	[15:8]					
24		7:0	TFIF[7:0]									
	C1RXOVIF	31:24					F[31:24]					
		23:16				RFOVI	F[23:16]					
		15:8					IF[15:8]					
										_		
28		7:0		RFOVIF[7:1] —								
28	C1TXATIF	7:0 31:24					[31:24]					
28	C1TXATIF					TFATIF TFATIF	[23:16]					
28	C1TXATIF	31:24				TFATIF TFATIF						

	TABLE 3-2:	CAN FD CONTROLLER MODULE REGISTER SUMMARY
--	------------	---

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
	C1TXREQ	31:24				TXREC	2[31:24]		•				
		23:16				TXREC	Q[23:16]						
		15:8				TXRE	Q[15:8]						
30		7:0				TXRE	Q[7:0]						
	C1TREC	31:24	—	_	—	_	—	—	—				
		23:16	—		TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN			
		15:8				TEC	[7:0]						
34		7:0					[7:0]						
C1BDIAG0	C1BDIAG0	31:24		DTERRCNT[7:0]									
		23:16					CNT[7:0]						
		15:8					CNT[7:0]						
38		7:0				NRERR	CNT[7:0]						
	C1BDIAG1	31:24	DLCMM	ESI	DCRCERR		DFORMERR	_	DBIT1ERR	DBIT0ERR			
		23:16	TXBOERR	_	NCRCERR	NSTUFERR		NACKERR	NBIT1ERR	NBIT0ERR			
		15:8 7:0					CNT[15:8]						
3C	3C			EFMSGCNT[7:0]									
	C1TEFCON	31:24	—	_	—			FSIZE[4:0]					
		23:16	—		-	_	—	_	—	—			
		15:8	—	_	—	_	—	FRESET	—	UINC			
40		7:0	—	—	TEFTSEN	_	TEFOVIE	TEFFIE	TEFHIE	TEFNEIE			
	C1TEFSTA	31:24	—	_	—	_	—	_	—	_			
		23:16	—	_	—	_	_	_	_	_			
		15:8	—	_	—	_	_	_	—	_			
44		7:0	—	_	—	—	TEFOVIF	TEFFIF	TEFHIF	TEFNEIF			
	C1TEFUA	31:24	TEFUA[31:24]										
		23:16					[23:16]						
		15:8					A[15:8]						
48		7:0					IA[7:0]						
	Reserved <sup>(2)</sup>	31:24					ed[31:24]						
		23:16					ed[23:16]						
		15:8					ed[15:8]						
4C		7:0	Reserved[7:0]										
	C1TXQCON	31:24		PLSIZE[2:0]				FSIZE[4:0]					
		23:16	_	TXAT	[1:0]			TXPRI[4:0]	1	1			
		15:8	—	_	-	_	—	FRESET	TXREQ	UINC			
50		7:0	TXEN	_	—	TXATIE	—	TXQEIE	_	TXQNIE			
	C1TXQSTA	31:24	—	—	—		—	_	—				
		23:16	—	_	-	—	—	_	—	—			
		15:8	_	_	—			TXQCI[4:0]		1			
54		7:0	TXABT	TXLARB	TXERR	TXATIF		TXQEIF		TXQNIF			
	C1TXQUA	31:24					\[31:24]						
		23:16					A[23:16]						
		15:8					A[15:8]						
58		7:0				TXQL	JA[7:0]						

### TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

5C 60 64 68 62 70 74 78 72 80	C1FIFOCON1 C1FIFOSTA1 C1FIFOUA1 C1FIFOCON2 C1FIFOCON2 C1FIFOSTA2 C1FIFOCON3 C1FIFOCON3 C1FIFOSTA3	31:24           23:16           15:8           7:0           31:24           23:16           15:8           7:0           31:24           23:16           15:8           7:0           31:24           23:16           15:8           7:0           31:24           23:16           15:8           7:0           31:0           31:0           31:0	 TXEN   TXABT	PLSIZE[2:0] TXAT — RTREN — — — TXLARB	[1:0] — RXTSEN — — — TXERR	TXATIE — TXATIF FIFOU	RXOVIE	FSIZE[4:0] TXPRI[4:0] FRESET TFERFFIE — FIFOCI[4:0]	TXREQ TFHRFHIE —	UINC TFNRFNIE — —
60 64 68 6C 70 74 78 7C 80	C1FIFOUA1 C1FIFOCON2 C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	15:8 7:0 31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:0 31:0 31:0		RTREN	RXTSEN	— — TXATIF		FRESET TFERFFIE — FIFOCI[4:0]	TFHRFHIE — —	
60 64 68 6C 70 74 78 72 80	C1FIFOUA1 C1FIFOCON2 C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	7:0 31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:0 31:0	TXEN	RTREN — — —		— — TXATIF		TFERFFIE — — FIFOCI[4:0]	TFHRFHIE — —	
60 64 68 6C 70 74 78 7C 80	C1FIFOUA1 C1FIFOCON2 C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	31:24 23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:0 31:0				— — TXATIF		— — FIFOCI[4:0]		TFNRFNIE — —
60 64 68 6C 70 74 78 72 80	C1FIFOUA1 C1FIFOCON2 C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	23:16 15:8 7:0 31:24 23:16 15:8 7:0 31:0 31:0	— — — — — — — — — —	— — TXLARB	— — TXERR		  RXOVIF		_	_
64           68           6C           70           74           78           7C           80	C1FIFOCON2 C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	15:8         7:0         31:24         23:16         15:8         7:0         31:0         31:0	— TXABT	— — TXLARB	— — TXERR		— RXOVIF		—	—
64           68           6C           70           74           78           7C           80	C1FIFOCON2 C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	7:0 31:24 23:16 15:8 7:0 31:0 31:0	TXABT	— TXLARB	— TXERR		RXOVIF		Γ	
64 68 6C 70 74 78 7C 80	C1FIFOCON2 C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	31:24 23:16 15:8 7:0 31:0 31:0	TXABT	TXLARB	TXERR		RXOVIF	TEEDEELE		
68       6C       70       74       78       7C       80	C1FIFOCON2 C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	23:16 15:8 7:0 31:0 31:0				FIFOU		TFERFFIF	TFHRFHIF	TFNRFNIF
68       6C       70       74       78       7C       80	C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	15:8 7:0 31:0 31:0					A[31:24]			
68       6C       70       74       78       7C       80	C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	7:0 31:0 31:0				FIFOU	A[23:16]			
68       6C       70       74       78       7C       80	C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	31:0 31:0				FIFOU	A[15:8]			
6C 70 74 78 7C 80	C1FIFOSTA2 C1FIFOUA2 C1FIFOCON3	31:0				FIFOL	JA[7:0]			
70       74       78       7C       80	C1FIFOUA2 C1FIFOCON3					same as C	IFIFOCON1			
74 78 7C 80	C1FIFOCON3	31:0				same as C	1FIFOSTA1			
78 7C 80						same as C	1FIFOUA1			
7C 80	C1FIFOSTA3	31:0				same as C	IFIFOCON1			
80		31:0				same as C	1FIFOSTA1			
	C1FIFOUA3	31:0				same as C	1FIFOUA1			
84	C1FIFOCON4	31:0		same as C1FIFOCON1						
÷ .	C1FIFOSTA4	31:0		same as C1FIFOSTA1						
88	C1FIFOUA4	31:0		same as C1FIFOUA1						
8C	C1FIFOCON5	31:0		same as C1FIFOCON1						
90	C1FIFOSTA5	31:0		same as C1FIFOSTA1						
94	C1FIFOUA5	31:0		same as C1FIFOUA1						
98	C1FIFOCON6	31:0		same as C1FIFOCON1						
	C1FIFOSTA6	31:0	same as C1FIFOSTA1							
A0	C1FIFOUA6	31:0	same as C1FIFOUA1							
	C1FIFOCON7	31:0	same as C1FIFOCON1							
	C1FIFOSTA7	31:0					1FIFOSTA1			
AC	C1FIFOUA7	31:0					1FIFOUA1			
	C1FIFOCON8	31:0					IFIFOCON1			
	C1FIFOSTA8	31:0					1FIFOSTA1			
B8	C1FIFOUA8	31:0					IFIFOUA1			
	C1FIFOCON9	31:0		same as C1FIFOCON1 same as C1FIFOSTA1						
	C1FIFOSTA9	31:0				-	-			
C4	C1FIFOUA9 C1FIFOCON10	31:0								
		31:0 31:0		same as C1FIFOCON1 same as C1FIFOSTA1						
	C1FIFOSTA10	31:0 31:0		same as C1FIFOSIA1						
	C1FIFOUA10	31:0	same as CTFIFOUA1 same as C1FIFOCON1							
	C1FIFOCON11 C1FIFOSTA11	31:0 31:0		same as C1FIFOCON1 same as C1FIFOSTA1						
	C1FIFOSTATI C1FIFOUA11	31:0		same as C1FIFOSTAT						
	CIFIFOCON12	31:0								
	C1FIFOCON12 C1FIFOSTA12	31:0		same as C1FIFOCON1 same as C1FIFOSTA1						
	C1FIFOUA12	31:0					IFIFOUA1			
	CIFIFOCON12 C1FIFOCON13	31:0					IFIFOCON1			
	C1FIFOCON13	31:0					1FIFOCON1 1FIFOSTA1			
	C1FIFOUA13	31:0					IFIFOUA1			
	C1FIFOCON14	31:0					IFIFOCON1			
	C1FIFOCON14 C1FIFOSTA14	31:0					1FIFOCON1 1FIFOSTA1			
	C1FIF051A14 C1FIF0UA14	31:0					IFIFOUA1			

**Note 1:** The lower order byte of the 32-bit register resides at the low-order address.

TABLE 3-2: C	CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)
--------------	---

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
104	C1FIFOCON15	31:0				same as C	IFIFOCON1				
108	C1FIFOSTA15	31:0				same as C	1FIFOSTA1				
10C	C1FIFOUA15	31:0		same as C1FIFOUA1							
110	C1FIFOCON16	31:0		same as C1FIFOCON1							
114	C1FIFOSTA16	31:0		same as C1FIFOSTA1							
118	C1FIFOUA16	31:0		same as C1FIFOUA1							
11C	C1FIFOCON17	31:0				same as C	IFIFOCON1				
120	C1FIFOSTA17	31:0				same as C	1FIFOSTA1				
124	C1FIFOUA17	31:0				same as C	1FIFOUA1				
128	C1FIFOCON18	31:0				same as C	IFIFOCON1				
12C	C1FIFOSTA18	31:0				same as C	1FIFOSTA1				
130	C1FIFOUA18	31:0				same as C	1FIFOUA1				
134	C1FIFOCON19	31:0				same as C	1FIFOCON1				
138	C1FIFOSTA19	31:0				same as C	1FIFOSTA1				
13C	C1FIFOUA19	31:0				same as C	1FIFOUA1				
140	C1FIFOCON20	31:0				same as C	IFIFOCON1				
144	C1FIFOSTA20	31:0					1FIFOSTA1				
148	C1FIFOUA20	31:0					1FIFOUA1				
14C	C1FIFOCON21	31:0					IFIFOCON1				
150	C1FIFOSTA21	31:0					1FIFOSTA1				
154	C1FIFOUA21	31:0					1FIFOUA1				
158	C1FIFOCON22	31:0					IFIFOCON1				
150 15C	C1FIFOSTA22	31:0				-	1FIFOSTA1				
160	C1FIFOUA22	31:0					IFIFOUA1				
164	C1FIFOC0A22 C1FIFOC0N23	31:0					IFIFOCON1				
	C1FIF0C0N23										
168 16C		31:0 31:0					1FIFOSTA1				
	C1FIFOUA23										
170	C1FIFOCON24	31:0					IFIFOCON1				
174	C1FIFOSTA24	31:0					1FIFOSTA1				
178	C1FIFOUA24	31:0					IFIFOUA1				
17C	C1FIFOCON25	31:0					IFIFOCON1				
180	C1FIFOSTA25	31:0					1FIFOSTA1				
184	C1FIFOUA25	31:0	-				IFIFOUA1				
188	C1FIFOCON26	31:0					IFIFOCON1				
18C	C1FIFOSTA26	31:0					1FIFOSTA1				
190	C1FIFOUA26	31:0					IFIFOUA1				
194	C1FIFOCON27	31:0					IFIFOCON1				
198	C1FIFOSTA27	31:0					1FIFOSTA1				
19C	C1FIFOUA27	31:0					1FIFOUA1				
1A0	C1FIFOCON28	31:0					IFIFOCON1				
1A4	C1FIFOSTA28	31:0					1FIFOSTA1				
1A8	C1FIFOUA28	31:0					1FIFOUA1				
1AC	C1FIFOCON29	31:0					IFIFOCON1				
1B0	C1FIFOSTA29	31:0					1FIFOSTA1				
1B4	C1FIFOUA29	31:0				same as C	1FIFOUA1				
1B8	C1FIFOCON30	31:0				same as C	IFIFOCON1				
1BC	C1FIFOSTA30	31:0				same as C	1FIFOSTA1				
1C0	C1FIFOUA30	31:0				same as C	1FIFOUA1				
1C4	C1FIFOCON31	31:0				same as C	IFIFOCON1				
1C8	C1FIFOSTA31	31:0				same as C	1FIFOSTA1				
	C1FIFOUA31	31:0				same as C	1FIFOUA1				

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

	.E 3-2: C									Dit
Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	C1FLTCON0	31:24	FLTEN3	—	—		•	F3BP[4:0]	•	•
		23:16	FLTEN2		—			F2BP[4:0]		
		15:8	FLTEN1	_	-			F1BP[4:0]		
1D0		7:0	FLTEN0	_	-			F0BP[4:0]		
	C1FLTCON1	31:24	FLTEN7	_	_			F7BP[4:0]		
		23:16	FLTEN6	_	_			F6BP[4:0]		
		15:8	FLTEN5	_	_			F5BP[4:0]		
1D4		7:0	FLTEN4	_	_			F4BP[4:0]		
	C1FLTCON2	31:24	FLTEN11	_	_			F11BP[4:0]		
		23:16	FLTEN10	_	-			F10BP[4:0]		
		15:8	FLTEN9	_	_			F9BP[4:0]		
1D8		7:0	FLTEN8		_			F8BP[4:0]		
-	C1FLTCON3	31:24	FLTEN15	_	_			F15BP[4:0]		
		23:16	FLTEN14	_	_			F14BP[4:0]		
		15:8	FLTEN13	_	_			F13BP[4:0]		
1DC		7:0	FLTEN12		_			F12BP[4:0]		
100	C1FLTCON4	31:24	FLTEN19					F19BP[4:0]		
		23:16	FLTEN18					F18BP[4:0]		
		15:8	FLTEN17					F17BP[4:0]		
1E0		7:0	FLTEN16					F16BP[4:0]		
IEU	C1FLTCON5		FLTEN10 FLTEN23	_	_					
	CIFLICONS	31:24 23:16	FLTEN23 FLTEN22					F23BP[4:0] F22BP[4:0]		
		15:8	FLTEN21		_			F21BP[4:0]		
1 - 1					_					
1E4		7:0	FLTEN20		_			F20BP[4:0]		
	C1FLTCON6	31:24 23:16	FLTEN27 FLTEN26		_			F27BP[4:0] F26BP[4:0]		
		15:8			_					
450			FLTEN25					F25BP[4:0]		
1E8		7:0	FLTEN24		_			F24BP[4:0]		
	C1FLTCON7	31:24	FLTEN31	_	_			F31BP[4:0]		
		23:16	FLTEN30	_	_			F30BP[4:0]		
		15:8	FLTEN29	—	-			F29BP[4:0]		
1EC		7:0	FLTEN28		—			F28BP[4:0]		
	C1FLTOBJ0	31:24	—	EXIDE	SID11			EID[17:6]		
		23:16				EIDĮ	[12:5]			
		15:8			EID[4:0]				SID[10:8]	
1F0		7:0				SID	[7:0]			
	C1MASK0	31:24	—	MIDE	MSID11			MEID[17:6]		
		23:16				MEID	0[12:5]			
		15:8			MEID[4:0]				MSID[10:8]	
1F4		7:0					D[7:0]			
1F8	C1FLTOBJ1	31:0				same as C	C1FLTOBJ0			
1FC	C1MASK1	31:0					C1MASK0			
200	C1FLTOBJ2	31:0					C1FLTOBJ0			
204	C1MASK2	31:0					C1MASK0			
208	C1FLTOBJ3	31:0					C1FLTOBJ0			
20C	C1MASK3	31:0					C1MASK0			
210	C1FLTOBJ4	31:0								
214	C1MASK4	31:0					C1MASK0			
218 21C	C1FLTOBJ5	31:0					C1MASKO			
210	C1MASK5	31:0				same as	C1MASK0			

### TABLE 3-2: CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)

**Note 1:** The lower order byte of the 32-bit register resides at the low-order address.

TABLE 3-2: C	CAN FD CONTROLLER MODULE REGISTER SUMMARY (CONTINUED)
--------------	---

Addr.	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
220	C1FLTOBJ6	31:0				same as C	1FLTOBJ0					
224	C1MASK6	31:0				same as	C1MASK0					
228	C1FLTOBJ7	31:0		same as C1FLTOBJ0								
22C	C1MASK7	31:0		same as C1MASK0								
230	C1FLTOBJ8	31:0		same as C1FLTOBJ0								
234	C1MASK8	31:0				same as	C1MASK0					
238	C1FLTOBJ9	31:0				same as C	1FLTOBJ0					
23C	C1MASK9	31:0				same as	C1MASK0					
240	C1FLTOBJ10	31:0				same as C	1FLTOBJ0					
244	C1MASK10	31:0				same as	C1MASK0					
248	C1FLTOBJ11	31:0				same as C	1FLTOBJ0					
24C	C1MASK11	31:0				same as	C1MASK0					
250	C1FLTOBJ12	31:0					1FLTOBJ0					
254	C1MASK12	31:0					C1MASK0					
258	C1FLTOBJ13	31:0					1FLTOBJ0					
25C	C1MASK13	31:0					C1MASK0					
260	C1FLTOBJ14	31:0					IFLTOBJ0					
264	C1MASK14	31:0					C1MASK0					
268	C1FLTOBJ15	31:0					IFLTOBJ0					
26C	C1MASK15	31:0					C1MASK0					
270	C1FLTOBJ16	31:0					IFLTOBJ0					
270	C1MASK16	31:0					C1MASK0					
274	C1FLTOBJ17	31:0					IFLTOBJ0					
27C	C1MASK17	31:0					C1MASK0					
280	C1FLTOBJ18	31:0					TFLTOBJ0					
284	C1MASK18	31:0					C1MASK0					
288	C1FLTOBJ19	31:0					IFLTOBJ0					
28C	C1MASK19	31:0					C1MASK0					
290	C1FLTOBJ20	31:0					IFLTOBJ0					
294	C1MASK20	31:0					C1MASK0					
298	C1FLTOBJ21	31:0					1FLTOBJ0					
29C	C1MASK21	31:0					C1MASK0					
2A0	C1FLTOBJ22	31:0					1FLTOBJ0					
2A4	C1MASK22	31:0					C1MASK0					
2A8	C1FLTOBJ23	31:0				same as C	1FLTOBJ0					
2AC	C1MASK23	31:0					C1MASK0					
2B0	C1FLTOBJ24	31:0				same as C	1FLTOBJ0					
2B4	C1MASK24	31:0				same as	C1MASK0					
2B8	C1FLTOBJ25	31:0				same as C	1FLTOBJ0					
2BC	C1MASK25	31:0				same as	C1MASK0					
2C0	C1FLTOBJ26	31:0				same as C	1FLTOBJ0					
2C4	C1MASK26	31:0				same as	C1MASK0					
2C8	C1FLTOBJ27	31:0				same as C	1FLTOBJ0					
2CC	C1MASK27	31:0				same as	C1MASK0					
2D0	C1FLTOBJ28	31:0				same as C	1FLTOBJ0					
2D4	C1MASK28	31:0				same as	C1MASK0					
2D8	C1FLTOBJ29	31:0				same as C	1FLTOBJ0					
2DC	C1MASK29	31:0				same as	C1MASK0					
2E0	C1FLTOBJ30	31:0				same as C	1FLTOBJ0					
2E4	C1MASK30	31:0				same as	C1MASK0					
2E8	C1FLTOBJ31	31:0				same as C	1FLTOBJ0					
	C1MASK31	31:0										

Note 1: The lower order byte of the 32-bit register resides at the low-order address.

### 3.1 MCP2518FD Specific Registers

- Register 3-1: OSC
- Register 3-2: IOCON
- Register 3-3: CRC
- Register 3-4: ECCCON
- Register 3-5: ECCSTAT
- Register 3-6: DEVID

#### TABLE 3-3: REGISTER LEGEND

Symbol	Description	Symbol	Description
R	Readable bit	HC	Cleared by Hardware only
W	Writable bit	HS	Set by Hardware only
U	Unimplemented bit, read as '0'	1	Bit is set at Reset
S	Settable bit	0	Bit is cleared at Reset
С	Clearable bit	х	Bit is unknown at Reset

#### EXAMPLE 3-1:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

### REGISTER 3-1: OSC – MCP2518FD OSCILLATOR CONTROL REGISTER

	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
						_	—			
bit 31							bit 24			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_										
bit 23							bit 16			
11.0			<b>D</b> 0	11.0	<b>D</b> 0	11.0	DA			
U-0	U-0	U-0	R-0 SCLKRDY	U-0	R-0 OSCRDY	U-0	R-0 PLLRDY			
 bit 15	_	_	SCLKRDT		USCRUT	_	bit 8			
DIL 15							DIL			
U-0	R/W-1	R/W-1	R/W-0	R/W-0	HS/C-0	U-0	R/W-0			
		DIV[1:0]	SCLKDIV <sup>(1)</sup>	LPMEN <sup>(3)</sup>	OSCDIS <sup>(2)</sup>		PLLEN <sup>(1)</sup>			
bit 7	01.101	[]			000210		bit (			
Legend:										
R = Readable	e bit	W = Writable	e bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is un	known			
bit 31-13	Unimplemen	ted: Read as	ʻ0'							
bit 12	SCLKRDY: Synchronized SCLKDIV bit									
	1 = SCLKDI 0 = SCLKDI									
bit 11	Unimplemen	ted: Read as	· ∩ '	Unimplemented: Read as '0'						
			0							
bit 10	OSCRDY: Clo	ock Ready								
bit 10	OSCRDY: Clo 1 = Clock is i	ock Ready running and st								
bit 10 bit 9	OSCRDY: Clo 1 = Clock is i 0 = Clock no	ock Ready running and st t ready or off	able							
	OSCRDY: Clo 1 = Clock is i 0 = Clock no Unimplemen	ock Ready running and st t ready or off <b>ted:</b> Read as	able							
bit 9	OSCRDY: Clo 1 = Clock is in 0 = Clock no Unimplemen PLLRDY: PLI 1 = PLL Lock	ock Ready running and st t ready or off <b>ted:</b> Read as _ Ready ted	able							
bit 9 bit 8	OSCRDY: Clo 1 = Clock is in 0 = Clock no Unimplemen PLLRDY: PLI 1 = PLL Lock 0 = PLL not r	ock Ready running and st t ready or off <b>ted:</b> Read as _ Ready ced ready	able 'o'							
bit 9 bit 8 bit 7	OSCRDY: Clo 1 = Clock is in 0 = Clock no Unimplement PLLRDY: PLI 1 = PLL Lock 0 = PLL not r Unimplement	ock Ready running and st t ready or off <b>ted:</b> Read as _ Ready ked ready <b>ted:</b> Read as	<b>able</b> '0'							
bit 9 bit 8	OSCRDY: Cla 1 = Clock is i 0 = Clock no Unimplemen PLLRDY: PLI 1 = PLL Lock 0 = PLL not r Unimplemen CLKODIV[1:0 11 =CLKO is 10 =CLKO is 01 =CLKO is 01 =CLKO is	ock Ready running and st t ready or off <b>ted:</b> Read as Ready ced eady <b>ted:</b> Read as <b>D]:</b> Clock Outp divided by 10 divided by 2	<b>able</b> '0'							
bit 9 bit 8 bit 7	OSCRDY: Cla 1 = Clock is in 0 = Clock noi Unimplement PLLRDY: PLI 1 = PLL Lock 0 = PLL not in Unimplement CLKODIV[1:0 11 =CLKO is 10 =CLKO is	ock Ready running and st t ready or off <b>ted:</b> Read as Ready ced eady <b>ted:</b> Read as <b>D]:</b> Clock Outp divided by 10 divided by 2 divided by 1	able 'o' 'o' ut Divisor							

- 2: Clearing OSCDIS while in Sleep mode will wake-up the device and put it back in Configuration mode.
- **3:** Setting LPMEN does not actually put the device in LPM. It selects which Sleep mode will be entered after requesting Sleep mode using CiCON.REQOP. In order to wake up on RXCAN activity, CiINT.WAKIE must be set.

#### **REGISTER 3-1:** OSC – MCP2518FD OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 3	LPMEN: Low Power Mode (LPM) Enable <sup>(3)</sup>
	<ul> <li>1 = When in LPM, the device will stop the clock and power down the majority of the chip. Register and RAM values will be lost. The device will wake-up due to asserting nCS, or due to RXCAN activity.</li> <li>0 = When in Sleep mode, the device will stop the clock, and retain it's register and RAM values. It will wake-up due to clearing the OSCDIS bit, or due to RXCAN activity.</li> </ul>
bit 2	OSCDIS: Clock (Oscillator) Disable <sup>(2)</sup>
	<ul><li>1 = Clock disabled, the device is in Sleep mode.</li><li>0 = Enable Clock</li></ul>
bit 1	Unimplemented: Read as '0'
bit 0	PLLEN: PLL Enable <sup>(1)</sup>
	1 = System Clock from 10x PLL

- 0 = System Clock comes directly from XTAL oscillator
- **Note 1:** This bit can only be modified in Configuration mode.
  - 2: Clearing OSCDIS while in Sleep mode will wake-up the device and put it back in Configuration mode.
  - **3:** Setting LPMEN does not actually put the device in LPM. It selects which Sleep mode will be entered after requesting Sleep mode using CiCON.REQOP. In order to wake up on RXCAN activity, CiINT.WAKIE must be set.

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-1	R/W-1					
—	INTOD	SOF	TXCANOD	—	—	PM1	PM0					
bit 31							bit 24					
U-0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x					
						GPIO1	GPIO0					
 bit 23	—	_	—			GFIOT	bit 16					
511 20							bit it					
U-0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x					
_	—	_	—	_	—	LAT1	LAT0					
bit 15							bit 8					
U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1					
	XSTBYEN	—	—	_	_	TRIS1 <sup>(1)</sup>	TRIS0 <sup>(1)</sup>					
bit 7							bit (					
Legend:												
R = Readabl	e hit	W = Writable	> hit	II = I Inimple	emented bit, re	ad as '0'						
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unki	2014/12					
		1 - Dit 13 30			carcu							
bit 31	Unimplement	ed: Read as	ʻ0 <b>'</b>									
bit 30	INTOD: Interru	INTOD: Interrupt pins Open Drain Mode										
	1 = Open Dra 0 = Push/Pull											
bit 29	SOF: Start-Of-Frame signal											
	1 = SOF signa 0 = Clock on 0		in									
bit 28	TXCANOD: TXCAN Open Drain Mode											
	1 = Open Dra 0 = Push/Pull	in Output										
bit 27-26	Unimplement	•	'O'									
bit 25	PM1: GPIO Pi	n Mode										
	1 = Pin is use 0 = Interrupt F		erted when CiIN	T.RXIF and R	XIE are set							
bit 24	PM0: GPIO Pi											
	1 = Pin is use	d a <u>s GP</u> IO0	erted when CiIN	TTXIF and T	XIE are set							
bit 23-18	Unimplement											
bit 17	•	GPIO1: GPIO1 Status										
	1 = VGPIO1 > 1											
1.1.40	0 = VGPIO1 < V											
bit 16	GPIOO: GPIO											
	1 = VGPIO0 > 1 0 = VGPIO0 < 1											
1.1.45.40	Unimplement		· ^ '									
bit 15-10	Ullillipleilleit	eu. neau as	0									

### REGISTER 3-2: IOCON – INPUT/OUTPUT CONTROL REGISTER

2: The bit fields in the IOCON register must be written using single data byte SFR WRITE instructions.

#### REGISTER 3-2: IOCON – INPUT/OUTPUT CONTROL REGISTER (CONTINUED)

bit 9	LAT1: GPIO1 Latch
	1 = Drive Pin High
	0 = Drive Pin Low
bit 8	LAT0: GPIO0 Latch
	1 = Drive Pin High
	0 = Drive Pin Low
bit 7	Unimplemented: Read as '0'
bit 6	XSTBYEN: Enable Transceiver Standby Pin Control
	1 = XSTBY control enabled
	0 = XSTBY control disabled
bit 5-2	Unimplemented: Read as '0'
bit 1	TRIS1: GPIO1 Data Direction <sup>(1)</sup>
	1 = Input Pin
	0 = Output Pin
bit 0	TRIS0: GPIO0 Data Direction <sup>(1)</sup>
	1 = Input Pin
	0 = Output Pin

- **Note 1:** If PMx = 0, TRISx will be ignored and the pin will be an output.
  - 2: The bit fields in the IOCON register must be written using single data byte SFR WRITE instructions.

### REGISTER 3-3: CRC – CRC REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_	—		—	—	_	FERRIE	CRCERRIE	
bit 31							bit 24	
U-0	U-0	U-0	U-0	U-0	U-0	HS/C-0	HS/C-0	
—	—	—		—		FERRIF	CRCERRIF	
bit 23							bit 16	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			CRC[1	5:8]				
bit 15				-			bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			CRC[	7:0]				
bit 7				-,			bit 0	
Legend:								
R = Readabl	le bit	W = Writable I	bit	U = Unimple	mented bit, rea	ad as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown		
bit 31-26	•	ted: Read as '0						
bit 25		Command Fo		rrupt Enable				
bit 24	CRCERRIE: (	CRC Error Inter	rupt Enable					
bit 23-18	Unimplement	t <b>ed: Read as</b> '0	)'					
bit 17	FERRIF: CRC	Command Fo	rmat Error Inte	rrupt Flag				
		of Bytes misma RC command f			ommand occur	red		
bit 16	CRCERRIF: (	CRC Error Inter	rupt Flag					
	1 = CRC misi	match occurred	-					
	0 = No CRC (	error has occur	red					
bit 15-0	<b>CRC[15:0]</b> : C	ycle Redundan	cy Check from	last CRC mis	match			

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	_	—
bit 31							bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—		—
bit 23							bit 16
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				PARITY[6:0]			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—	—	—	DEDIE	SECIE	ECCEN
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown

#### **REGISTER 3-4: ECCCON – ECC CONTROL REGISTER**

bit 31-15 Unimplemented: Read as '0'

bit 14-8 **PARITY[6:0]:** Parity bits used during write to RAM when ECC is disabled

bit 7-3 Unimplemented: Read as '0'

bit 2 **DEDIE:** Double Error Detection Interrupt Enable Flag

bit 1 SECIE: Single Error Detection Interrupt Enable Flag

bit 0 ECCEN: ECC Enable

1 = ECC enabled

0 = ECC disabled

### **REGISTER 3-5: ECCSTAT – ECC STATUS REGISTER**

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
	—	—	_		ERRAD	DR[11:8]	
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ERRAD	DR[7:0]			
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_			_		—	— hit 0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	HS/C-0	HS/C-0	U-0
_	-	_	_	-	DEDIF	SECIF	_
bit 7		I				1 1	bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 31-28		ted: Read as '0					
bit 27-16	ERRADDR[11	I:0]: Address w	here last ECC	C error occurre	d		
bit 15-3	Unimplement	ted: Read as '0	)'				
bit 2	DEDIF: Doubl	le Error Detecti	on Interrupt Fl	lag			
	1 = Double E	rror was detect	ed				
	0 = No Doubl	e Error Detecti	on occurred				
bit 1	SECIF: Single	e Error Detectio	n Interrupt Fla	ag			
		ror was detecte					
	0 = No Single	e Error occurred	ł				
bit 0	Unimplement	ted: Read as '0	)'				

DS20006027B-page 22

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_		_		—	_		
bit 31							bit 2	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_							
bit 23							bit 1	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	_	—	—	—	—	
bit 15							bit	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
	ID[	3:0]		REV[3:0]				
bit 7							bit	
Legend:								
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown			

**REGISTER 3-6: DEVID – DEVICE ID REGISTER** 

bit 7-4 **ID[3:0]:** Device ID

bit 3-0 **REV[3:0]:** Silicon Revision

NOTES:

#### 3.2 CAN FD Controller Module Registers

**Configuration Registers** 

- Register 3-7: CiCON
- Register 3-8: CiNBTCFG
- Register 3-9: CiDBTCFG
- Register 3-10: CiTDC
- Register 3-11: CiTBC
- Register 3-12: CiTSCON

#### Interrupt and Status Registers

- Register 3-13: CiVEC
- Register 3-14: CilNT
- Register 3-15: CiRXIF
- Register 3-16: CiRXOVIF
- Register 3-17: CiTXIF
- Register 3-18: CiTXATIF
- Register 3-19: CiTXREQ

#### Error and Diagnostic Registers

- Register 3-20: CiTREC
- Register 3-21: CiBDIAG0
- Register 3-22: CiBDIAG1

#### TABLE 3-4: REGISTER LEGEND

Fifo Control and Status Registers

- Register 3-23: CiTEFCON
- Register 3-24: CiTEFSTA
- Register 3-25: CiTEFUA
- Register 3-26: CiTXQCON
- Register 3-27: CiTXQSTA
- Register 3-28: CiTXQUA
- Register 3-29: CiFIFOCONm m = 1 to 31
- Register 3-30: CiFIFOSTAm m = 1 to 31
- Register 3-31: CiFIFOUAm m = 1 to 31

#### Filter Configuration and Control Registers

- Register 3-32: CiFLTCONm m = 0 to 7
- Register 3-33: CiFLTOBJm m = 0 to 31
- Register 3-34: CiMASKm m = 0 to 31

Note: The 'i' shown in the register identifier denotes CANi, for example, C1CON. The MCP2518FD device contains one CAN FD Controller Module.

Sym	Description	Sym	Description
R	Readable bit	HC	Cleared by Hardware only
W	Writable bit	HS	Set by Hardware only
U	Unimplemented bit, read as '0'	1	Bit is set at Reset
S	Settable bit	0	Bit is cleared at Reset
С	Clearable bit	х	Bit is unknown at Reset

#### EXAMPLE 3-2:

R/W - 0 indicates the bit is both readable and writable, and reads '0' after a Reset.

#### REGISTER 3-7: CICON – CAN CONTROL REGISTER

R/W-0	) R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	
		/S[3:0]		ABAT		REQOP[2:0]		
bit 31				1			bit 24	
R-1	R-0	R-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	
	OPMOD[2:0]		TXQEN <sup>(1)</sup>	STEF <sup>(1)</sup>	SERR2LOM (1)	ESIGM <sup>(1)</sup>	RTXAT <sup>(1)</sup>	
bit 23							bit 16	
			<b>DMM O</b>		<b>DAAAA</b>	<b>D A A A</b>	<b>D</b> 44/4	
U-0	U-0	U-0	R/W-0	R-0	R/W-1	R/W-1	R/W-1	
	—	—	BRSDIS	BUSY	WFT	[1:0]	WAKFIL <sup>(1)</sup>	
bit 15							bit 8	
U-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	PXEDIS <sup>(1)</sup>	ISOCRCEN (1)			DNCNT[4:0]			
bit 7							bit 0	
Legend:								
R = Read	able bit	W = Writable I	bit	U = Unimple	mented bit, read	d as '0'		
-n = Value	e at POR	'1' = Bit is set		•			is unknown	
bit 31-28					ion bit times)			
bit 27 Note 1:	<b>ABAT</b> : Abort 1 = Signal al	All Pending Trai Il transmit FIFOs will clear this bit	to abort trans when all trans	missions were	e aborted			
2:	In Sleep mode, the read as '1'. The ap mode request.	e OPMOD bits ir	ndicate Configu	uration mode				

REGISTE	R 3-7: CICON – CAN CONTROL REGISTER (CONTINUED)
bit 26-24	<b>REQOP[2:0]</b> : Request Operation Mode bits 000 = Set Normal CAN FD mode; supports mixing of CAN FD and Classic CAN 2.0 frames 001 = Set Sleep mode 010 = Set Internal Loopback mode 011 = Set Listen Only mode 100 = Set Configuration mode 101 = Set External Loopback mode 110 = Set Normal CAN 2.0 mode; possible error frames on CAN FD frames 111 = Set Restricted Operation mode
bit 23-21	OPMOD[2:0]: Operation Mode Status bits <sup>(2)</sup> 000 = Module is in Normal CAN FD mode; supports mixing of CAN FD and Classic CAN 2.0 frames 001 = Module is in Sleep mode 010 = Module is in Internal Loopback mode 011 = Module is in Listen Only mode 100 = Module is in Configuration mode 101 = Module is in External Loopback mode 110 = Module is Normal CAN 2.0 mode; possible error frames on CAN FD frames 111 = Module is Restricted Operation mode
bit 20	<b>TXQEN</b> : Enable Transmit Queue bit <sup>(1)</sup> 1 = Enables TXQ and reserves space in RAM 0 = Do not reserve space in RAM for TXQ
bit 19	<b>STEF</b> : Store in Transmit Event FIFO bit <sup>(1)</sup> 1 = Saves transmitted messages in TEF and reserves space in RAM 0 = Do not save transmitted messages in TEF
bit 18	<b>SERR2LOM</b> : Transition to Listen Only Mode on System Error bit <sup>(1)</sup> 1 = Transition to Listen Only Mode 0 = Transition to Restricted Operation Mode
bit 17	<b>ESIGM</b> : Transmit ESI in Gateway Mode bit <sup>(1)</sup> 1 = ESI is transmitted recessive when ESI of message is high or CAN controller error passive 0 = ESI reflects error status of CAN controller
bit 16	<b>RTXAT</b> : Restrict Retransmission Attempts bit <sup>(1)</sup> 1 = Restricted retransmission attempts, CiFIFOCONm.TXAT is used 0 = Unlimited number of retransmission attempts, CiFIFOCONm.TXAT will be ignored
bit 15-13	Unimplemented: Read as '0'
bit 12	<b>BRSDIS</b> : Bit Rate Switching Disable bit 1 = Bit Rate Switching is Disabled, regardless of BRS in the Transmit Message Object 0 = Bit Rate Switching depends on BRS in the Transmit Message Object
bit 11	<b>BUSY</b> : CAN Module is Busy bit 1 = The CAN module is transmitting or receiving a message 0 = The CAN module is inactive
bit 10-9	WFT[1:0]: Selectable Wake-up Filter Time bits 00 = T00FILTER 01 = T01FILTER 10 = T10FILTER 11 = T11FILTER
	Note: Please refer to Table 7-5.
bit 8	WAKFIL: Enable CAN Bus Line Wake-up Filter bit <sup>(1)</sup> 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up
Note 1:	These bits can only be modified in Configuration mode.
2:	In Sleep mode, the OPMOD bits indicate Configuration mode (OPMOD = 100) and OSC. OSCDIS will read as '1'. The application software should use these bit fields as a handshake indication for the Sleep mode request.

#### REGISTER 3-7: CiCON – CAN CONTROL REGISTER (CONTINUED)

bit 7	Unimplemented: Read as '0'
bit 6	<ul> <li>PXEDIS: Protocol Exception Event Detection Disabled bit<sup>(1)</sup></li> <li>A recessive "res bit" following a recessive FDF bit is called a Protocol Exception.</li> <li>1 = Protocol Exception is treated as a Form Error.</li> <li>0 = If a Protocol Exception is detected, the CAN FD Controller Module will enter Bus Integrating state.</li> </ul>
bit 5	<ul> <li>ISOCRCEN: Enable ISO CRC in CAN FD Frames bit<sup>(1)</sup></li> <li>1 = Include Stuff Bit Count in CRC Field and use Non-Zero CRC Initialization Vector according to ISO 11898-1:2015</li> <li>0 = Do NOT include Stuff Bit Count in CRC Field and use CRC Initialization Vector with all zeros</li> </ul>
bit 4-0	DNCNT[4:0]: Device Net Filter Bit Number bits 10011-11111 = Invalid Selection (compare up to 18-bits of data with EID) 10010 = Compare up to data byte 2 bit 6 with EID17 
	00001 = Compare up to data byte 0 bit 7 with EID0 00000 = Do not compare data bytes
Note 1:	These bits can only be modified in Configuration mode.

2: In Sleep mode, the OPMOD bits indicate Configuration mode (OPMOD = 100) and OSC. OSCDIS will read as '1'. The application software should use these bit fields as a handshake indication for the Sleep mode request.

#### **REGISTER 3-8:** CINBTCFG – NOMINAL BIT TIME CONFIGURATION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			BRF	P[7:0]						
bit 31							bit 24			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0			
			TSEC	G1[7:0]						
bit 23							bit 16			
U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1			
				TSEG2[6:0]						
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1			
				SJW[6:0]						
bit 7							bit 0			
Legend:										
R = Readable	R = Readable bit W = Writable bit		oit	U = Unimplei	mented bit, re	<b>ad as</b> '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown			
bit 31-24		BRP[7:0]: Baud Rate Prescaler bits								
		= TQ = 256/Fsys	5							
	 0000 0000	= Tq = 1/Fsys								
		2								

#### **REGISTER 3-8:** CINBTCFG – NOMINAL BIT TIME CONFIGURATION REGISTER (CONTINUED)

bit 23-16	<b>TSEG1[7:0]</b> : Time Segment 1 bits (Propagation Segment + Phase Segment 1) 1111 1111 = Length is 256 x TQ
	0000 0000 = Length is 1 x TQ
bit 15	Unimplemented: Read as '0'
bit 14-8	<b>TSEG2[6:0]</b> : Time Segment 2 bits (Phase Segment 2) 111 1111 = Length is 128 x TQ
	000 0000 <b>= Length is 1 x T</b> Q
bit 7	Unimplemented: Read as '0'
bit 6-0	<b>SJW[6:0]</b> : Synchronization Jump Width bits 111 1111 = Length is 128 x To
	 000 0000 = Length is 1 x Tq

#### **REGISTER 3-9:** CIDBTCFG – DATA BIT TIME CONFIGURATION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BRP	[7:0]			
bit 31							bit 24
U-0	U-0	U-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0
—	—	—			TSEG1[4:0]		
bit 23							bit 16
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1	R/W-1
—	_	—	—		TSEG	62[3:0]	
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1	R/W-1
—	—	—	—		SJW	/[3:0]	
bit 7							bit 0
Legend: R = Readabl -n = Value at		W = Writable '1' = Bit is set		U = Unimpler '0' = Bit is cle	nented bit, read ared	d as '0' x = Bit is unk	nown
R = Readabl				-			nown
R = Readabl	: POR BRP[7:0]: Ba	'1' = Bit is set aud Rate Presc	t aler bits	-			nown
R = Readabl -n = Value at	BRP[7:0]: Ba	'1' = Bit is sel aud Rate Presc = To = 256/Fsy	t aler bits	-			nown
R = Readabl -n = Value at	BRP[7:0]: Ba 1111 1111 :  0000 0000 :	ʻ1' = Bit is set aud Rate Presc = Τα = 256/Fsy = Τα = 1/Fsys	t aler bits /s	-			nown
R = Readabl -n = Value at bit 31-24	BRP[7:0]: Ba 1111 1111 :  0000 0000 : Unimplemen TSEG1[4:0]:	'1' = Bit is set aud Rate Presc = Tℚ = 256/Fsy = Tℚ = 1/Fsys ated: Read as '	t aler bits /s 0' t 1 bits (Propag	-	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21	BRP[7:0]: Ba 1111 1111 :  0000 0000 : Unimplemen TSEG1[4:0]: 1 1111 = Le 	'1' = Bit is set and Rate Presc = $T_Q = 256/Fsy$ = $T_Q = 1/Fsys$ ated: Read as ' Time Segment ngth is 32 x To	t aler bits /s 0' t 1 bits (Propag	ʻ0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21	BRP[7:0]: Ba 1111 1111 :  0000 0000 : Unimplement TSEG1[4:0]: 1 1111 = Le  0 0000 = Le	'1' = Bit is set aud Rate Presc = Tℚ = 256/Fsy = Tℚ = 1/Fsys ated: Read as ' Time Segment	t aler bits /s 0' t 1 bits (Propag	ʻ0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16	BRP[7:0]: Ba 1111 1111 =  0000 0000 = Unimplement TSEG1[4:0]: 1 1111 = Le  0 0000 = Le Unimplement	'1' = Bit is set and Rate Presc = $T_Q = 256/Fsy$ = $T_Q = 1/Fsys$ ated: Read as ' Time Segment ngth is 32 x TQ ngth is 1 x TQ nted: Read as ' Time Segment	t aler bits /s 0' t 1 bits (Propag	'0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12	BRP[7:0]: Ba 1111 1111 =  0000 0000 = Unimplement TSEG1[4:0]: 1 1111 = Le  0 0000 = Le Unimplement TSEG2[3:0]:	'1' = Bit is set and Rate Presc = $T_Q = 256/Fsy$ = $T_Q = 1/Fsys$ ated: Read as ' Time Segment ngth is 32 x T_Q ngth is 1 x T_Q nted: Read as ' Time Segment th is 16 x T_Q	t aler bits /s 0' t 1 bits (Propag ) 0'	'0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12	BRP[7:0]: Ba 1111 1111 :  0000 0000 : Unimplement TSEG1[4:0]: 1 1111 = Len  0 0000 = Len  0000 = Leng	'1' = Bit is set and Rate Presc = $T_Q = 256/Fsy$ = $T_Q = 1/Fsys$ ated: Read as ' Time Segment ngth is 32 x T_Q ngth is 1 x T_Q nted: Read as ' Time Segment th is 16 x T_Q	t aler bits /s 0' t 1 bits (Propag 0' t 2 bits (Phase	'0' = Bit is cle	ared	x = Bit is unk	nown
R = Readabl -n = Value at bit 31-24 bit 23-21 bit 20-16 bit 15-12 bit 11-8	BRP[7:0]: Ba 1111 1111 =  0000 0000 = Unimplement TSEG1[4:0]: 1 1111 = Len  0 0000 = Len TSEG2[3:0]: 1111 = Leng  0000 = Leng Unimplement	'1' = Bit is set and Rate Presc = $T_Q = 256/Fsy$ = $T_Q = 1/Fsys$ ated: Read as ' Time Segment ngth is 1 x $T_Q$ ngth is 1 x $T_Q$ nted: Read as ' th is 1 x $T_Q$ th is 1 x $T_Q$ nted: Read as ' nchronization	t aler bits /s 0' t 1 bits (Propag 0' t 2 bits (Phase	'0' = Bit is cle	ared	x = Bit is unk	nown

REGISTER 3-10:	CITDC – TRANSMITTER DELAY COMPENSATION REGISTER
----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	—	—	—	EDGFLTEN	SID11EN
bit 31							bit 24
r							
U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0
			—		—	TDCMC	DD[1:0]
bit 23							bit 16
U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
				TDCO[6:0]			
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				TDC	V[5:0]		
bit 7							bit 0
<b>.</b> .							
Legend:							
R = Readab		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 31-26	-	ted: Read as '0					
bit 25		Enable Edge Fi ering enabled, a					
		ering disabled,		30 11090-1.20	15		
bit 24	•	able 12-Bit SID	in CAN FD B	ase Format Me	ssages bit		
	1 = RRS is u	sed as SID11 ir	n CAN FD bas	e format mess	ages: SID[11:0	)] = {SID[10:0], \$	SID11}
		se RRS; SID[10		to ISO 11898-1	1:2015		
bit 23-18	-	ted: Read as '0					
bit 17-16					its; Secondary	Sample Point (	SSP)
		to; measure de Do not measur			oaistor		
	00 = TDC Dis		0, 000 1001		egister		
bit 15	Unimplemen	ted: Read as 'o	)'				
bit 14-8	-			ion Offset bits;	Secondary Sa	Imple Point (SS	P)
	Two's comple	ment; offset ca	n be positive,			I X	,
	011 1111 =	63 x TSYSCLK	K				
	 000 0000 =	0 x TSYSCLK					
	 111 1111 =	–64 x TSYSCL	.K				
bit 7-6	Unimplemen	ted: Read as '0	)'				
bit 5-0		ransmitter Dela 33 x TSYSCLK	y Compensat	ion Value bits; \$	Secondary Sa	mple Point (SSF	P)
	 00 0000 = 0 x	TSYSCLK					

### REGISTER 3-11: CITBC – TIME BASE COUNTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TBC[	31:24]			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TBC[	23:16]			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TBC	[15:8]			
bit 15							bit 8
ſ							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TBC	2[7:0]			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit. re	ad as '0'	
-n = Value at POR '1' = Bit is set			0' = Bit is cleared x = Bit is unknown			nown	

bit 31-0 **TBC[31:0]**: Time Base Counter bits

This is a free running timer that increments every TBCPRE clocks when TBCEN is set

**Note 1:** The TBC will be stopped and reset when TBCEN = 0.

2: The TBC prescaler count will be reset on any write to CiTBC (CiTSCON.TBCPRE will be unaffected).

REGISTER	0-12. 01100			RUL REGIS			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—		—	—	—	
bit 31							bit 24
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	_	TSRES	TSEOF	TBCEN
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
		_	_				RE[9:8]
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
1411 0		1011 0	TBCPR		10110	1411 0	1411 0
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	<b>d as</b> '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 31-19	Unimplement	ted: Read as '(	)'				
bit 18	<b>TSRES</b> : Time 1 = at sample	Stamp res bit point of the bit	(FD Frames or				
bit 17	<ul> <li>0 = at sample point of SOF</li> <li>TSEOF: Time Stamp EOF bit</li> <li>1 = Time Stamp when frame is taken valid: <ul> <li>RX no error until last but one bit of EOF</li> <li>TX no error until the end of EOF</li> </ul> </li> <li>0 = Time Stamp at "beginning" of Frame: <ul> <li>Classical Frame: at sample point of SOF</li> <li>FD Frame: see TSRES bit.</li> </ul> </li> </ul>						
bit 16	<b>TBCEN</b> : Time Base Counter Enable bit 1 = Enable TBC 0 = Stop and reset TBC						
bit 15-10		ted: Read as '	)'				
bit 9-0	1023 <b>= TBC i</b>	: Time Base C ncrements eve					
	0 = TBC incre	ments every 1	clock				

#### **REGISTER 3-13:** CiVEC – INTERRUPT CODE REGISTER

U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
			F	RXCODE[6:0]	(1)		
oit 31							bit 24
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
		11-0		XCODE[6:0]		11-0	11-0
oit 23			·	100002[0.0]			bit 16
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	—	—			FILHIT[4:0] <sup>( 1</sup>	)	
oit 15							bit 8
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
	N-1	K-0	N-0	ICODE[6:0] <sup>(</sup>		K-0	N-0
bit 7				10002[0.0]			bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, re-			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 30-24	1000001-1: 1000000 = N 0100000-011 0011111 = N  0000010 = N	0]: Receive Inter 111111 = Reser No interrupt 11111 = Reserved FIFO 31 Interrupt FIFO 2 Interrupt	ved 1 t (RFIF[31] se (RFIF[2] set)				
	0000000 = Reserved. FIFO 0 cannot receive.						
bit 23	Unimplemented: Read as '0'						
bit 22-16	TXCODE[6:0]: Transmit Interrupt Flag Code bits <sup>(1)</sup> 1000001-1111111 = Reserved 1000000 = No interrupt 0100000-0111111 = Reserved						
	0011111 = FIFO 31 Interrupt (TFIF[31] set)						
	 0000001 = FIFO 1 Interrupt (TFIF[1] set) 0000000 = TXQ Interrupt (TFIF[0] set)						
bit 15-13	Unimplemented: Read as '0'						
bit 12-8	FILHIT[4:0]: 11111 = Filto 11110 = Filto		er bits <sup>(1)</sup>				
	 00001 = Filt 00000 = Filt						

Note 1: If multiple interrupts are pending, the interrupt with the highest number will be indicated.

#### REGISTER 3-13: CIVEC – INTERRUPT CODE REGISTER (CONTINUED)

- bit 7 Unimplemented: Read as '0'
- bit 6-0 ICODE[6:0]: Interrupt Flag Code bits<sup>(1)</sup>
  - 1001011-1111111 = Reserved
    - 1001010 = Transmit Attempt Interrupt (any bit in CiTXATIF set)
    - 1001001 = Transmit Event FIFO Interrupt (any bit in CiTEFIF set)
      - 1001000 = Invalid Message Occurred (IVMIF/IE)
      - 1000111 = Operation Mode Change Occurred (MODIF/IE)
      - 1000110 = TBC Overflow (TBCIF/IE)
      - 1000101 = RX/TX MAB Overflow/Underflow (RX: message received before previous message was saved to memory; TX: can't feed TX MAB fast enough to transmit consistent data.) (SERRIF/IE)
      - 1000100 = Address Error Interrupt (illegal FIFO address presented to system) (SERRIF/IE)
      - 1000011 = Receive FIFO Overflow Interrupt (any bit in CiRXOVIF set)
      - 1000010 = Wake-up interrupt (WAKIF/WAKIE)
      - 1000001 = Error Interrupt (CERRIF/IE)
      - 1000000 = No interrupt
      - 0100000-0111111 = Reserved

...

0011111 = FIFO 31 Interrupt (TFIF[31] or RFIF[31] set)

0000001 = FIFO 1 Interrupt (TFIF[1] or RFIF[1] set) 0000000 = TXQ Interrupt (TFIF[0] set)

Note 1: If multiple interrupts are pending, the interrupt with the highest number will be indicated.

### **REGISTER 3-14: CIINT – INTERRUPT REGISTER**

R/W-0 WAKIE	R/W-0 CERRIE	R/W-0 SERRIE	R/W-0	R/W-0	R/W-0	R/W-0
WAKIE	CERRIE	SERRIE		<b>T</b> \/ A <b>T</b>   <b>C</b>		
			RXOVIE	TXATIE	SPICRCIE	ECCIE
						bit 24
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		TEFIE	MODIE	TBCIE	RXIE	TXIE
						bit 16
			R.0	P_0	P.0	R-0
						ECCIF
	<b>CERTRIN</b>	<b>SERVICE</b>			Sherten	bit 8
						DILO
U-0	U-0	R-0	HS/C-0	HS/C-0	R-0	R-0
			MODIF <sup>(1)</sup>	TBCIF <sup>(1)</sup>	1	TXIF
					1 1	bit 0
	W = Writable I	oit	U = Unimplen	nented bit, rea	<b>d as</b> '0'	
र	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
/MIE: Invalid	Message Inter	rupt Enable bit	t			
IAKIE: Bus V	Vake Up Interru	upt Enable bit				
ERRIE: CAN	Bus Error Inte	errupt Enable b	it			
ERRIE: Syst	em Error Interr	upt Enable bit				
XOVIE: Rece	eive FIFO Over	flow Interrupt	Enable bit			
XATIE: Trans	smit Attempt In	terrupt Enable	bit			
PICRCIE: SF	PI CRC Error Ir	nterrupt Enable	bit			
CCIE: ECC E	Error Interrupt B	Enable bit				
nimplement	ed: Read as '0	,				
EFIE: Transr	nit Event FIFO	Interrupt Enab	ole bit			
ODIE: Mode	Change Interr	upt Enable bit				
BCIE: Time E	Base Counter I	nterrupt Enable	e bit			
XIE: Receive	FIFO Interrup	t Enable bit				
<b>XIE</b> : Transmi	it FIFO Interrup	t Enable bit				
/MIF: Invalid	Message Inter	rupt Flag bit <sup>( 1)</sup>	)			
IAKIF: Bus V	Vake Up Interru	upt Flag bit <sup>(1)</sup>				
			1)			
= A system	error occurred					
	-	•	t Flag bit			
XATIF: Trans	smit Attempt Inf	terrupt Flag bit				
	A MIE: Invalid VAKIE: Bus V ERRIE: Syst ERRIE: Syst XOVIE: Rec XATIE: Trans PICRCIE: SF CCIE: ECC F Inimplement EFIE: Transmi MIE: Transmi MIF: Invalid VAKIF: Bus V ERRIF: Syst = A system = No system = No system = No receive XATIF: Transmi	WAKIF <sup>(1)</sup> CERRIF <sup>(1)</sup> U-0 U-0 — — — W = Writable I R '1' = Bit is set /MIE: Invalid Message Inter /AKIE: Bus Wake Up Interru ERRIE: CAN Bus Error Inter ERRIE: System Error Inter COVIE: Receive FIFO Over XATIE: Transmit Attempt Int PICRCIE: SPI CRC Error In CCIE: ECC Error Interrupt I Inimplemented: Read as '0 EFIE: Transmit Event FIFO IODIE: Mode Change Interrupt CIE: Transmit Event FIFO IODIE: Mode Change Interrupt XIE: Receive FIFO Interrupt XIE: Receive FIFO Interrupt XIE: Transmit FIFO Interrupt XIE: Transmit FIFO Interrupt XIE: Transmit FIFO Interrupt XIE: Receive FIFO Interrupt XATIF: Transmit Attempt Interview XATIF: Transmit Attempt Interview XATIF: Transmit Attempt Interview XATIF: Transmit Attempt Interview	HS/C-0       HS/C-0       HS/C-0         WAKIF <sup>(1)</sup> CERRIF <sup>(1)</sup> SERRIF <sup>(1)</sup> U-0       U-0       R-0         —       —       TEFIF         W = Writable bit       R       '1' = Bit is set         /MIE: Invalid Message Interrupt Enable bit       Yester         /MIE: Invalid Message Interrupt Enable bit       Yester         /MIE: Invalid Message Interrupt Enable bit       Yester         /MIE: Revelow Bartor Interrupt Enable bit       Yester         /MIE: System Error Interrupt Enable bit       Yester         /XATIE: Transmit Attempt Interrupt Enable       Bit         PICRCIE: SPI CRC Error Interrupt Enable       Bit         PICRCIE: Time Base Counter Interrupt Enable       Bit         PICE: Time Base Counter Interrupt Enable       Bit         VIII: Invalid Message Interrupt Flag bit <sup>(1)</sup> Yester         VIII: Invalid Message Interrupt Flag bit <sup>(1)</sup>	HS/C-0       HS/C-0       HS/C-0       R-0         WAKIF <sup>(1)</sup> CERRIF <sup>(1)</sup> SERRIF <sup>(1)</sup> RXOVIF         U-0       U-0       R-0       HS/C-0         —       —       TEFIF       MODIF <sup>(1)</sup> W = Writable bit       U = Unimplen         R       '1' = Bit is set       '0' = Bit is cleat         /MIE: Invalid Message Interrupt Enable bit         /AKIE: Bus Wake Up Interrupt Enable bit         /ERRIE: CAN Bus Error Interrupt Enable bit         /XOVIE: Receive FIFO Overflow Interrupt Enable bit         XXOVIE: Receive FIFO Overflow Interrupt Enable bit         PICRCIE: SPI CRC Error Interrupt Enable bit         PICRCIE: SPI CRC Error Interrupt Enable bit         Implemented: Read as '0'         EFIE: Transmit Event FIFO Interrupt Enable bit         RODIE: Mode Change Interrupt Enable bit         IDDIE: Mode Change Interrupt Enable bit         XIE: Receive FIFO Interrupt Enable bit         XIE: Transmit FIFO Interrupt Enable bit         XIE: Transmit FIFO Interrupt Enable bit         XIE: Receive FIFO Interrupt Enable bit         XIE: Receive FIFO Interrupt Flag bit <sup>(1)</sup> /AKIF: Bus Wake Up Interrupt Flag bit <sup>(1)</sup> // ERRIF: CAN Bus Error Interrupt Flag bit <sup>(1)</sup> // ERRIF: System Error Interrupt Flag bi	HS/C-0       HS/C-0       HS/C-0       R-0       R-0         WAKIF <sup>(1)</sup> CERRIF <sup>(1)</sup> SERRIF <sup>(1)</sup> RXOVIF       TXATIF         U-0       U-0       R-0       HS/C-0       HS/C-0         —       —       TEFIF       MODIF <sup>(1)</sup> TBCIF <sup>(1)</sup> W = Writable bit       U = Unimplemented bit, rea         (1' = Bit is set       '0' = Bit is cleared         //MIE: Invalid Message Interrupt Enable bit         //RRIE: CAN Bus Error Interrupt Enable bit         //RRIE: Receive FIFO Overflow Interrupt Enable bit         XAVIE: Receive FIFO Overflow Interrupt Enable bit         YATIE: Transmit Attempt Interrupt Enable bit         PICRCIE: SPI CRC Error Interrupt Enable bit         PICRCIE: SPI CRC Error Interrupt Enable bit         Inimplemented: Read as '0'         EFIE: Transmit Event FIFO Interrupt Enable bit         IODIE: Mode Change Interrupt Enable bit         IODIE: Mode Change Interrupt Enable bit         XIE: Transmit FIFO Interrupt Enable bit         XIE: Transmit FIFO Interrupt Enable bit         XIE: Transmit FIFO Interrupt Enable bit         XIE: Receive FIFO Interrupt Flag bit <sup>(1)</sup> YAKIF: Bus Wake Up Interrupt Flag bit <sup>(1)</sup> YAKIF: Bus Wake Up Interrupt Flag bit <sup>(1)</sup> YAKIF: Bus Wake Up Int	HS/C-0       HS/C-0       R-0       R-0       R-0         WAKIF <sup>(1)</sup> CERRIF <sup>(1)</sup> SERRIF <sup>(1)</sup> RXOVIF       TXATIF       SPICRCIF         U-0       U-0       R-0       HS/C-0       HS/C-0       R-0         —       —       TEFIF       MODIF <sup>(1)</sup> TBCIF <sup>(1)</sup> RXIF         W = Writable bit       U = Unimplemented bit, read as '0'       R       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkn         //ME:       Invalid Message Interrupt Enable bit       U=Unimplemented bit, read as '0'       R       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkn         //MIE:       Invalid Message Interrupt Enable bit       U=Unimplemented bit       x = Bit is unkn         //MIE:       Invalid Message Interrupt Enable bit       U=Unimplemented bit       x = Bit is unkn         //MIE:       Invalid Message Interrupt Enable bit       INT       INT       INT       INT       INT         //MIE:       Invalid Message Interrupt Enable bit       INT       INT       INT       INT       INT       INT         //MIE:       Invalid Message Interrupt Enable bit       INT       INT       INT       INT       INT       INT       INT       INT       INT       INT

#### **REGISTER 3-14:** CIINT – INTERRUPT REGISTER (CONTINUED)

bit 9	SPICRCIF: SPI CRC Error Interrupt Flag bit
bit 8	ECCIF: ECC Error Interrupt Flag bit
bit 7-5	Unimplemented: Read as '0'
bit 4	<b>TEFIF</b> : Transmit Event FIFO Interrupt Flag bit 1 = TEF interrupt pending 0 = No TEF interrupts pending
bit 3	<ul> <li>MODIF: Operation Mode Change Interrupt Flag bit<sup>(1)</sup></li> <li>1 = Operation mode change occurred (OPMOD has changed)</li> <li>0 = No mode change occurred</li> </ul>
bit 2	<ul> <li><b>TBCIF</b>: Time Base Counter Overflow Interrupt Flag bit<sup>(1)</sup></li> <li>1 = TBC has overflowed</li> <li>0 = TBC did not overflow</li> </ul>
bit 1	<b>RXIF</b> : Receive FIFO Interrupt Flag bit 1 = Receive FIFO interrupt pending 0 = No receive FIFO interrupts pending
bit 0	<b>TXIF</b> : Transmit FIFO Interrupt Flag bit 1 = Transmit FIFO interrupt pending 0 = No transmit FIFO interrupts pending

**Note 1:** Flags are set by hardware and cleared by application.

### **REGISTER 3-15: CIRXIF – RECEIVE INTERRUPT STATUS REGISTER**

R-0	R-0	R-0	R-0	R-0	R-0	R-0	
				11-0	14-0	N-0	
		RFIF	[31:24]				
						bit 24	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	
		RFIF	[23:16]				
						bit 16	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	
		RFIF	[15:8]				
						bit 8	
R-0			R-0	R-0	R-0	U-0	
	R	FIF[7:1]				—	
						bit C	
Legend: R = Readable bit W = Writable bit			II = IInimplemented bit read as '0'				
-n = Value at POR '1' = Bit is set				x = Bit is unknown			
		R-0 R-0 R-0 R-0 R-0 R-0 R	R-0 R-0 R-0 RFIF R-0 R-0 R-0 RFIF R-0 R-0 R-0 RFIF[7:1] W = Writable bit	R-0         R-0         R-0           RFIF[23:16]         RFIF[23:16]           R-0         R-0         R-0           RFIF[15:8]         RFIF[15:8]	R-0         R-0         R-0         R-0           RFIF[23:16]         RFIF[23:16]         RFIF[23:16]           R-0         R-0         R-0         R-0           RFIF[15:8]         RFIF[15:8]         RFIF[7:1]         RFIF[7:1]           W = Writable bit         U = Unimplemented bit, reference         U = Unimplemented bit, reference	R-0       R-0       R-0       R-0       R-0         RFIF[23:16]       RFIF[23:16]       RFIF[23:16]       RFI         R-0       R-0       R-0       R-0       R-0         RFIF[15:8]       RFIF[15:8]       RFIF[7:1]       RFIF[7:1]         W = Writable bit       U = Unimplemented bit, read as '0'       U = Unimplemented bit, read as '0'	

1 = One or more enabled receive FIFO interrupts are pending

0 = No enabled receive FIFO interrupts are pending

bit 0 Unimplemented: Read as '0'

**Note 1:** RFIF = 'or' of enabled RXFIFO flags; flags will be cleared when the condition of the FIFO terminates.

### **REGISTER 3-16:** CIRXOVIF – RECEIVE OVERFLOW INTERRUPT STATUS REGISTER

R-0         R-0         R-0         R-0         R-0         R-0         R-0           bit 23         bit 16         bit 16           R-0         R-0         R-0         R-0         R-0         R-0           R-0         R-0         R-0         R-0         R-0         R-0           RFOVIF[15:8]         bit 15         bit 25         bit 25           R-0         R-0         R-0         R-0         R-0           RFOVIF[15:8]         bit 25         bit 25         bit 25           Bit 15         RFOVIF[15:8]         bit 25         bit 25           RFOVIF[7:1]          bit 25         bit 25           Bit 7         Developmentation         bit 05         bit 05           Bit 7         W = Writable bit         U = Unimplemented bit, read as '0'         bit 05								
bit 31       bit 24         R-0       R-0       R-0       R-0       R-0         RFOVIF[23:16]       RFOVIF[23:16]       bit 16         bit 23       bit 16       Bit 16         R-0       R-0       R-0       R-0       R-0         R-0       R-0       R-0       R-0       R-0         Bit 15       Exponential of the state o	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
R-0         R-0         R-0         R-0         R-0         R-0         R-0           Bit 23         Bit 16         Bit 15         Bit 16         Bit 15         Bit 15         Bit 15         Bit 15         Bit 15         Bit 16         Bit 16 <td></td> <td></td> <td></td> <td>RFOVI</td> <td>F[31:24]</td> <td></td> <td></td> <td></td>				RFOVI	F[31:24]			
RFOVIF[23:16]         bit 23       bit 16         R-0       R-0       R-0       R-0       R-0         RFOVIF[15:8]         bit 15       bit 16         R-0       R-0       R-0       R-0       U-0         RFOVIF[7:1]         bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'	bit 31							bit 24
RFOVIF[23:16]         bit 23       bit 16         R-0       R-0       R-0       R-0       R-0         RFOVIF[15:8]         bit 15       bit 16         R-0       R-0       R-0       R-0       U-0         RFOVIF[7:1]         bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'								
bit 23       bit 16         R-0       R-0       R-0       R-0       R-0         RFOVIF[15:8]       bit 15       bit 23         R-0       R-0       R-0       R-0       R-0         R-0       R-0       R-0       R-0       U-0         RFOVIF[7:1]       —       —         bit 7       bit 0         Legend:       W = Writable bit       U = Unimplemented bit, read as '0'	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
R-0       R-0       R-0       R-0       R-0       R-0         RFOVIF[15:8]       bit 15       bit 2         R-0       R-0       R-0       R-0       R-0       U-0         RFOVIF[7:1]       —       —       bit 0         bit 7       U = Unimplemented bit, read as '0'       U = Unimplemented bit, read as '0'				RFOVI	F[23:16]			
RFOVIF[15:8]         bit 15       bit 2         R-0       R-0       R-0       R-0       U-0         RFOVIF[7:1]       —       —         bit 7       bit 0         Legend:       W = Writable bit       U = Unimplemented bit, read as '0'	bit 23							bit 16
RFOVIF[15:8]         bit 15       bit 2         R-0       R-0       R-0       R-0       U-0         RFOVIF[7:1]       —       —         bit 7       bit 0         Legend:       W = Writable bit       U = Unimplemented bit, read as '0'								
bit 15         bit 8           R-0         R-0         R-0         R-0         U-0           RFOVIF[7:1]         —         —         bit 0           bit 7         bit 0         bit 0           Legend:         W = Writable bit         U = Unimplemented bit, read as '0'	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
R-0       R-0       R-0       R-0       R-0       U-0         RFOVIF[7:1]       —       —         bit 7       5       5       5         Legend:       R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'				RFOV	IF[15:8]			
RFOVIF[7:1]       —         bit 7       bit 0         Legend:	bit 15							bit 8
RFOVIF[7:1]       —         bit 7       bit 0         Legend:	DA	<b>D</b> 0			D 0			
bit 7     bit 0       Legend:     R = Readable bit     W = Writable bit     U = Unimplemented bit, read as '0'	R-0	R-0		-		R-0	R-0	0-0
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'				RFOVIF[7:1]				
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'	bit 7							bit 0
	Legend:							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown	R = Readable b			ad as '0'				
	-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

bit 31-1 **RFOVIF[31:1]**: Receive FIFO Overflow Interrupt Pending bits 1 = Interrupt is pending 0 = Interrupt not pending

bit 0 Unimplemented: Read as '0'

Note 1: Flags need to be cleared in FIFO register

### REGISTER 3-17: CITXIF – TRANSMIT INTERRUPT STATUS REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0
		TFIF	[31:24]			
						bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0
		TFIF[2	23:16] <sup>(1)</sup>			
bit 23					bit 16	
R-0	R-0	R-0	R-0	R-0	R-0	R-0
		TFIF[	15:8] <sup>( 1)</sup>			
						bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0
		TFIF	[7:0] <sup>(1)</sup>			
						bit 0
bit	W = Writable bit		U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
	R-0 R-0 R-0	R-0       R-0         R-0       R-0         R-0       R-0         bit       W = Writable bit	R-0         R-0         R-0           R-0         R-0         TFIF[2           R-0         R-0         R-0           R-0         R-0         TFIF[           D         TFIF         TFIF           W = Writable bit         W = Writable bit	TFIF[31:24]         R-0       R-0       R-0       R-0         R-0       R-0       R-0       R-0         R-0       R-0       R-0       TFIF[15:8] <sup>(1)</sup> R-0       R-0       R-0       R-0         TFIF[7:0] <sup>(1)</sup> U = Unimpler	TFIF[31:24]         R-0       R-0       R-0       R-0       R-0         R-0       R-0       R-0       R-0       R-0         R-0       R-0       R-0       R-0       R-0         TFIF[15:8] <sup>(1)</sup> TFIF[7:0] <sup>(1)</sup> TFIF[7:0] <sup>(1)</sup> TFIF[7:0]         bit       W = Writable bit       U = Unimplemented bit, red	$\frac{\text{TFIF}[31:24]}{\text{R-0}  \text{R-0}  \text{R-0}  \text{R-0}  \text{R-0} \\ \text{TFIF}[23:16]^{(1)}} \\ \hline \\$

bit 31-0 **TFIF[31:0]**: Transmit FIFO/TXQ <sup>(2)</sup> Interrupt Pending bits<sup>(1)</sup> 1 = One or more enabled transmit FIFO/TXQ interrupts are pending 0 = No enabled transmit FIFO/TXQ interrupt are pending

**Note 1:** TFIF = 'or' of the enabled TXFIFO flags; flags will be cleared when the condition of the FIFO terminates.

**2:** TFIF[0] is for the Transmit Queue.

### **REGISTER 3-18: CITXATIF – TRANSMIT ATTEMPT INTERRUPT STATUS REGISTER**

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFATIF	[31:24] <sup>(1)</sup>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFATIF	[23:16] <sup>(1)</sup>			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFATIF	[15:8] <sup>(1)</sup>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFATI	F[7:0] <sup>(1)</sup>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable bit		U = Unimplen	nented bit, re	, read as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown

bit 31-0 **TFATIF[31:0]**: Transmit FIFO/TXQ <sup>(2)</sup> Attempt Interrupt Pending bits<sup>(1)</sup> 1 = Interrupt is pending 0 = Interrupt not pending

**Note 1:** Flags need to be cleared in FIFO register

**2:** TFATIF[0] is for the Transmit Queue.

### REGISTER 3-19: CITXREQ – TRANSMIT REQUEST REGISTER

S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXREC	2[31:24]			
bit 31							bit 24
S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXREC	Q[23:16]			
bit 23							bit 16
S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXRE	Q[15:8]			
bit 15							bit 8
S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0	S/HC-0
			TXRE	Q[7:0]			
bit 7							bit 0
Legend:							
R = Readable I		W = Writable	bit	•	nented bit, rea		
-n = Value at P	OR	'1' = Bit is set		ʻ0' = Bit is cle	ared	x = Bit is unk	nown
bit 31-1	<u>TXEN= 1</u> (Ob Setting this bi The bit will au <b>This bit can</b> <u>TXEN= 0</u> (Ob This bit has n	NOT be used f bject configured to effect	as a Transmi sending a m ar when the m or aborting a as a Receive	t Object) essage. lessage(s) queu <b>transmission.</b> Object)		ct is (are) succ	essfully sent.
bit 0	Setting this bi The bit will au		s sending a mar ar when the m			ct is (are) succ	essfully sent.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 31							bit 24
U-0	U-0	R-1	R-0	R-0	R-0	R-0	R-0
—	—	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TEC[	7:0]			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			REC[	7:0]			
bit 7							bit 0
[							
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, rea	<b>d as</b> '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 31-22	-	ted: Read as '0					
bit 21		nitter in Bus Of on mode, TXBC			not on the bus.		
bit 20	TXBP: Transn	nitter in Error P	assive State b	it (TEC > 127)	)		
bit 19	RXBP: Receiv	/er in Error Pas	sive State bit (	(REC > 127)			
bit 18	TXWARN: Tra	ansmitter in Erro	or Warning Sta	ate bit (128 > T	EC > 95)		
bit 17	RXWARN: Re	ceiver in Error	Warning State	bit (128 > RE	C > 95)		

- bit 16 **EWARN**: Transmitter or Receiver is in Error Warning State bit
- bit 15-8 **TEC[7:0]**: Transmit Error Counter bits
- bit 7-0 **REC[7:0]**: Receive Error Counter bits

### REGISTER 3-21: CiBDIAG0 – BUS DIAGNOSTIC REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTERR	CNT[7:0]			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DRERR	CNT[7:0]			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NTERR	CNT[7:0]			
bit 15				- L -J			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NRERR	CNT[7:0]			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	mented bit, re	ad as '0'		
-n = Value at POR '1' = Bit is s		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 31-24		[7:0]: Data Bit R					
bit 23-16	DRERRCN	<b>[[7:0]</b> : Data Bit R	ate Receive	Error Counter b	its		
bit 15-8	NTERRCNT	[7:0]: Nominal B	it Rate Trans	mit Error Counter	er bits		

bit 7-0 **NRERRCNT[7:0]**: Nominal Bit Rate Receive Error Counter bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
DLCMM	ESI	DCRCERR	DSTUFERR	DFORMERR		DBIT1ERR	DBIT0ERR
bit 31							bit 24
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TXBOERR	—	NCRCERR	NSTUFERR	NFORMERR	NACKERR	NBIT1ERR	NBIT0ERR
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EFMSGC	NT[15:8]			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
1010 0	10000	10000	EFMSGC		1000 0	1010 0	
bit 7			2111000	,,,,[,,0]			bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	<b>d as</b> '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unki	nown
-	During a trans			cified DLC is lar			FIFO elemen
bit 31 bit 30 bit 29 bit 28	During a trans <b>ESI</b> : ESI flag <b>DCRCERR</b> : S		AN FD messag	cified DLC is lar ge was set. see below).			FIFO element
bit 30 bit 29	During a trans ESI: ESI flag DCRCERR: S DSTUFERR:	smission or reco of a received C Same as for nor	AN FD messag minal bit rate (s ominal bit rate (	cified DLC is lar ge was set. see below). see below).			FIFO element
bit 30 bit 29 bit 28	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR	smission or reco of a received C Same as for nor Same as for nor	AN FD messag minal bit rate (s ominal bit rate ( ominal bit rate	cified DLC is lar ge was set. see below). see below).			FIFO element
bit 30 bit 29 bit 28 bit 27 bit 26	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen	smission or reco of a received C Same as for nor Same as for no : Same as for n	AN FD messag minal bit rate (s ominal bit rate ( ominal bit rate	cified DLC is lar ge was set. see below). see below). (see below).			FIFO element
bit 30 bit 29 bit 28 bit 27	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplement DBIT1ERR: S	smission or reco of a received C Same as for nor Same as for no : Same as for no : Same as for no ited: Read as '(	AN FD messag minal bit rate (s ominal bit rate ( ominal bit rate o' minal bit rate (s	cified DLC is lar ge was set. see below). see below). (see below).			FIFO element
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplement DBIT1ERR: S DBIT0ERR: S	smission or reco of a received C Same as for nor Same as for no : Same as for n ted: Read as '0 Same as for nor	AN FD messag minal bit rate (s ominal bit rate ( ominal bit rate o' minal bit rate (s minal bit rate (s	cified DLC is lar ge was set. see below). (see below). (see below). see below).			FIFO element
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 24	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplement DBIT1ERR: S DBIT0ERR: S TXBOERR: D	smission or reco of a received C Same as for nor Same as for no Same as for nor Same as for nor Same as for nor	AN FD message minal bit rate (sominal bit rate ( ominal bit rate ( ominal bit rate (sominal bit rate (some some some some some some some some	cified DLC is lar ge was set. see below). (see below). (see below). see below).			FIFO element
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplemen DBIT1ERR: S DBIT0ERR: S TXBOERR: D Unimplemen NCRCERR: T	smission or reco of a received C Same as for nor Same as for no Same as for no ted: Read as '0 Same as for nor Same as for nor Device went to b ted: Read as '0 The CRC check	AN FD message minal bit rate (sominal bit rate ( ominal bit rate ( ominal bit rate (sominal bit rate (	cified DLC is lar ge was set. see below). (see below). (see below). see below). to-recovered).	ger than the F	PLSIZE of the F	
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23 bit 22	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplement DBIT1ERR: S DBIT0ERR: S TXBOERR: D Unimplement NCRCERR: T message doe	smission or reco of a received C Same as for nor Same as for no Same as for no ted: Read as '0 Same as for nor Same as for nor Device went to b ted: Read as '0 The CRC check as not match wit More than 5 ec	AN FD messag minal bit rate (sominal bit rate ( ominal bit rate ( ominal bit rate (sominal bit rate (sominal bit rate (sominal bit rate (somosf)) bus-off (and auto) k sum of a rect	cified DLC is lar ge was set. see below). (see below). (see below). see below). see below). to-recovered).	ger than the F was incorrect received data	PLSIZE of the F ct. The CRC of a.	f an incomin
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23 bit 22 bit 21 bit 20	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplement DBIT1ERR: S DBIT0ERR: S TXBOERR: D Unimplement NCRCERR: message doe NSTUFERR: where this is	smission or reco of a received C Same as for nor Same as for nor Device went to b sted: Read as '0 The CRC check as not match with More than 5 eq not allowed.	AN FD message minal bit rate (sominal bit rate ( ominal bit rate ( ominal bit rate (sominal bit rate (	cified DLC is lar ge was set. see below). (see below). (see below). see below). to-recovered). ceived message culated from the	ger than the F was incorrect received data occurred in a	PLSIZE of the F ct. The CRC of a. part of a recei	f an incomin
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23 bit 22 bit 21	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplement DBIT1ERR: S DBIT0ERR: S TXBOERR: D Unimplement NCRCERR: message doe NSTUFERR: where this is NFORMERR	smission or reco of a received C Same as for nor Same as for nor Device went to b sted: Read as '0 The CRC check as not match with More than 5 eq not allowed.	AN FD message minal bit rate (sominal bit rate ( ominal bit rate ( ominal bit rate (sominal bit rate (sominal bit rate (sominal bit rate (sominal bit rate (somosoff (and autor)) k sum of a received qual bits in a somitant of a received	cified DLC is lar ge was set. see below). (see below). (see below). to-recovered). to-recovered). culated from the sequence have yed frame has th	ger than the F was incorrect received data occurred in a	PLSIZE of the F ct. The CRC of a. part of a recei	f an incomin
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23 bit 22 bit 21 bit 20 bit 19	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplement DBIT1ERR: S DBIT0ERR: S TXB0ERR: D Unimplement NCRCERR: T message doe NSTUFERR: where this is NFORMERR NACKERR: T NBIT1ERR: 1	smission or reco of a received C Same as for nor Same as for nor Device went to b Inted: Read as '0 The CRC check as not match with More than 5 er not allowed. A fixed format Fransmitted mes During the trans	AN FD message minal bit rate (sominal bit rate ( ominal bit rate ( ominal bit rate ( minal bit rate (sominal bit rate ( minal bit rate (sominal bit rate ( sous-off (and autor) k sum of a receive soush the CRC calc qual bits in a sominal bits in a sominal bits in a some part of a receive sominal bits in a sominal bits in a sominal bits in a some part of a receive sominal bits in a sominal bits in a sominal bits in a some sominal bits in a some bits in a	cified DLC is lar ge was set. see below). (see below). (see below). to-recovered). to-recovered). culated from the sequence have yed frame has th	ger than the F e was incorrect received data occurred in a ne wrong form the exception	PLSIZE of the F ct. The CRC of a. part of a recei at.	f an incomin ved message ion field), the
bit 30 bit 29 bit 28 bit 27 bit 26 bit 25 bit 25 bit 24 bit 23 bit 22 bit 21 bit 20 bit 19 bit 18	During a trans ESI: ESI flag DCRCERR: S DSTUFERR: DFORMERR Unimplement DBIT1ERR: S DBIT0ERR: S TXBOERR: D Unimplement NCRCERR: message doe NSTUFERR: where this is NFORMERR NACKERR: D device wanted dominant. NBIT0ERR: D flag), the device	smission or reco of a received C Same as for nor Same as for nor Device went to b otted: Read as 'C The CRC check as not match wit More than 5 ec not allowed. : A fixed format Fransmitted mea During the trans	AN FD message minal bit rate (sominal bit rate ( ominal bit rate ( ominal bit rate) minal bit rate (sominal bit rate (sominal bit rate) minal bit rate (somos-off (and autor) k sum of a received the CRC calcond qual bits in a somission of a received smission of a meters send a domin	cified DLC is lar ge was set. see below). (see below). (see below). (see below). to-recovered). culated from the sequence have ved frame has the acknowledged. message (with	e was incorrect received data occurred in a ne wrong form the exception lue '1'), but th owledge bit, ou	PLSIZE of the F ct. The CRC of a. part of a receinat. of the arbitration of the arbitration of the arbitration of the arbitration	f an incomin ved messag ion field), th us value wa g, or overloa

### REGISTER 3-22: CiBDIAG1 – BUS DIAGNOSTICS REGISTER 1

### REGISTER 3-23: CITEFCON – TRANSMIT EVENT FIFO CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—			FSIZE[4:0] <sup>(1)</sup>		
bit 31							bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	—	_		_	_
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	S/HC-1	U-0	S/HC-0
	_	_		_	FRESET <sup>(2)</sup>	_	UINC
bit 15							bit 8
U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
		TEFTSEN <sup>(1)</sup>	0-0	TEFOVIE	TEFFIE	TEFHIE	TEFNEIE
bit 7		TEITOEN					bit (
Legend:							
R = Readabl		W = Writable	bit	•	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 31-29	Unimpleme	nted: Read as '	)'				
bit 28-24	•	FIFO Size bits <sup>(1</sup>					
511 20 21		IFO is 1 Messag					
	0_0001 <b>= F</b>	IFO is 2 Messag	es deep				
	0_0010 = F	IFO is 3 Messag	es deep				
	 1 1111 <b>= F</b>	IFO is 32 Messa	ges deep				
bit 23-11	_	nted: Read as '					
bit 10	FRESET: FI	FO Reset bit <sup>(2)</sup>					
		ill be reset when			are when FIFO	was reset. Th	ne user should
	wait for 0 = No effe	this bit to clear b ct	efore taking a	iny action.			
bit 9	Unimpleme	nted: Read as '	)'				
bit 8	UINC: Increi	ment Tail bit it is set, the FIFC	) tail will incre	ment by a singl	e messade		
bit 7-6		nted: Read as '(		inchit by a singl	e message.		
bit 5	-	Fransmit Event F		mp Enable bit <sup>(</sup>	1)		
	1 = Time St	amp objects in T Time Stamp obje	EF				
bit 4		nted: Read as '(					
bit 3		ransmit Event Fl		Interrupt Enable	e bit		
		et enabled for ove at disabled for ove					
		Insmit Event FIF		t Enable bit			
bit 2							
bit 2		t enabled for FIF t disabled for FIF					

2: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

### **REGISTER 3-23:** CITEFCON – TRANSMIT EVENT FIFO CONTROL REGISTER (CONTINUED)

bit 1	<b>TEFHIE</b> : Transmit Event FIFO Half Full Interrupt Enable bit 1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full
hit O	TEENELE: Transmit Event ELEO Not Empty Interrupt Enable

- bit 0 **TEFNEIE**: Transmit Event FIFO Not Empty Interrupt Enable bit
  - 1 = Interrupt enabled for FIFO not empty
  - 0 = Interrupt disabled for FIFO not empty
- Note 1: These bits can only be modified in Configuration mode.
  - 2: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

U-0       U-0       U-0       U-0       U-0       U-0       U-0                  bit 23       U-0       U-0       U-0       U-0       U-0       U-0       U-0       U-0                   bit 23       U-0       U-0       U-0       U-0       U-0       U-0       U-0                   bit 15       U-0       U-0       U-0       U-0       U-0       U-0       D-0       D-0         U-0       U-0       U-0       U-0       HS/C-0       R-0       R-0       R-0             TEFOVIF       TEFFIF <sup>(1)</sup> TEFHIF <sup>(1)</sup> TEFNEIF <sup>(1)</sup>								
U-0U-0U-0U-0U-0U-0U-0bit 23bit 16U-0U-0U-0U-0U-0U-0bit 15bit 15U-0U-0U-0U-0HS/C-0R-0R-0bit 15bit 0U-0HS/C-0R-0R-0bit 15bit 0U-0HS/C-0R-0R-0bit 15bit 0U-0HS/C-0R-0R-0bit 15U-0U-0HS/C-0R-0R-0 <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td>	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
U-0U-0U-0U-0U-0U-0U-0oit 23bit 16U-0U-0U-0U-0U-0U-0oit 15bit 8U-0U-0U-0HS/C-0R-0R-0oit 15bit 0HS/C-0R-0R-0R-0oit 15Use of the transmit 15Use of the transmit 10Use of the transmit 10bit 31-4Unimplemented: Read as '0'Use of the transmit 10'transmit 10bit 31-4Unimplemented: Read as '0'Use of the transmit 10'transmit 10'bit 31-4Unimplemented: Read as '0'Use of the transmit 10'transmit 10'bit 31-4Unimplemented: Read as '0'Use of the transmit 10'transmit 10'15TerFIFIF: Transmit Event FIFO Full Interrupt Flag bit (1)terFIFI is the transmit 10'<	—	—	—	—	—	—	—	—
-       -       -       -       -       -         bit 23       bit 16         U-0       U-0       U-0       U-0       U-0       U-0         -       -       -       -       -       -         bit 15       -       -       -       -       -       -         bit 15       -       -       -       -       -       -       -         bit 15       -       -       -       -       -       -       -       -         u-       - </td <td>bit 31</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>bit 24</td>	bit 31							bit 24
-       -       -       -       -       -         bit 23       bit 16         U-0       U-0       U-0       U-0       U-0       U-0       U-0         -       -       -       -       -       -       -         bit 15       -       -       -       -       -       -         bit 15       -       -       -       -       -       -         u-0       U-0       U-0       U-0       HS/C-0       R-0       R-0       R-0         -       -       -       -       -       TEFOVIF       TEFFIF(1)       TEFHIF(1)       TEFNEIF(1)         bit 37       -       -       -       -       -       -       bit 30         Legend:       R       R       Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'       bit 0         bit 31-4       Unimplemented: Read as '0'       '0' = Bit is cleared       x = Bit is unknown         bit 31-4       Unimplemented: Read as '0'       -       -       -       -       -         bit 3       TEFOVIF: Transmit Event FIFO Overflow Interrupt Flag bit       1 = Overflow event has occurred       -       No overflow event occur	11.0						11.0	11.0
U-0U-0U-0U-0U-0U-0U-0bit 15bit 8U-0U-0U-0U-0HS/C-0R-0R-0TEFFIF(1)TEFHIF(1)TEFNEIF(1)bit 7EFFIF(1)TEFFIF(1)TEFNEIF(1)bit 7EFFIF(1)TEFNEIF(1)bit 7EFFIF(1)bit 7EFFIF(1)TEFNEIF(1)bit 7EFFIF(1)bit 8EFFIF(1)bit 31-4Unimplemented: Read as '0'bit 31-4Unimplemented: Read as '0' </td <td>0-0</td> <td>0-0</td> <td>0-0</td> <td>0-0</td> <td>0-0</td> <td>0-0</td> <td>0-0</td> <td>0-0</td>	0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
U-0U-0U-0U-0U-0U-0U-0bit 15bit 8U-0U-0U-0U-0HS/C-0R-0R-0TEFFIF(1)TEFHIF(1)TEFNEIF(1)bit 7R-0R-0Legend:RTEFFIF(1)TEFNEIF(1)It 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0''1' = Bit is clearedx = Bit is unknownbit 41TEFNEIF: Transmit Event FIFO Full Interrupt Flag bit(1)1 = FIFO is half full	 bit 23	_	_	_	_		_	 bit 16
-       -								
U-0U-0U-0U-0HS/C-0R-0R-0R-0TEFOVIFTEFFIF(1)TEFHIF(1)TEFNEIF(1)bit 7TEFOVIFTEFFIF(1)TEFHIF(1)TEFNEIF(1)bit 7bit 7bit 0Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
U-0U-0U-0U-0HS/C-0R-0R-0R-0 $   -$ TEFOVIFTEFFIF(1)TEFHIF(1)TEFNEIF(1)bit 7 $   -$ TEFOVIFTEFFIF(1)TEFHIF(1)TEFNEIF(1)bit 7Legend:R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'terent = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownterent = Terented: Read as '0'terent = Colspan="4">terent = Colspan="4">terented: Read as '0'TEFOVIF: Transmit Event FIFO Overflow Interrupt Flag bit (1)1 = FIFO is not f	_	_		—	_	_	—	_
	bit 15							bit 8
	11-0	11-0	11-0	11-0	HS/C-0	R-0	R-0	R-0
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 31-4 Unimplemented: Read as '0' bit 3 TEFOVIF: Transmit Event FIFO Overflow Interrupt Flag bit 1 = Overflow event has occurred 0 = No overflow event has occurred bit 2 TEFFIF: Transmit Event FIFO Full Interrupt Flag bit 1 = FIFO is full 0 = FIFO is not full bit 1 TEFHIF: Transmit Event FIFO Half Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is > half full 0 = FIFO is < half full 0 = FIFO is < half full 1 = FIFO is not empty, contains at least one message				_		-		
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 31-4       Unimplemented: Read as '0'         bit 3       TEFOVIF: Transmit Event FIFO Overflow Interrupt Flag bit         1 = Overflow event has occurred       0 = No overflow event occurred         bit 2       TEFFIF: Transmit Event FIFO Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is full       0 = FIFO is not full         bit 1       TEFHIF: Transmit Event FIFO Half Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is so thalf       1 = FIFO is < half full	bit 7							
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 31-4       Unimplemented: Read as '0'          bit 3       TEFOVIF: Transmit Event FIFO Overflow Interrupt Flag bit       1 = Overflow event has occurred         0 = No overflow event has occurred       0 = No overflow event occurred         bit 2       TEFFIF: Transmit Event FIFO Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is full       0 = FIFO is not full         bit 1       TEFHIF: Transmit Event FIFO Half Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is > half full       0 = FIFO is < half full								
-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownbit 31-4Unimplemented: Read as '0'bit 3TEFOVIF: Transmit Event FIFO Overflow Interrupt Flag bit 1 = Overflow event has occurred 0 = No overflow event occurredbit 2TEFFIF: Transmit Event FIFO Full Interrupt Flag bit(1) 1 = FIFO is full 0 = FIFO is not fullbit 1TEFHIF: Transmit Event FIFO Half Full Interrupt Flag bit(1) 1 = FIFO is > half full 0 = FIFO is < half full 0 = FIFO is < half full 0 = FIFO Not Empty Interrupt Flag bit(1) 1 = FIFO is not empty, contains at least one message	Legend:							
bit 31-4 Unimplemented: Read as '0' bit 3 TEFOVIF: Transmit Event FIFO Overflow Interrupt Flag bit 1 = Overflow event has occurred 0 = No overflow event occurred bit 2 TEFFIF: Transmit Event FIFO Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is full 0 = FIFO is not full bit 1 TEFHIF: Transmit Event FIFO Half Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is ≥ half full 0 = FIFO is < half full 0 = FIFO is < half full 0 = FIFO is not empty, contains at least one message	R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	<b>d as</b> '0'	
bit 3 <b>TEFOVIF</b> : Transmit Event FIFO Overflow Interrupt Flag bit 1 = Overflow event has occurred $0 = No overflow event occurredbit 2 TEFFIF: Transmit Event FIFO Full Interrupt Flag bit(1)1 = FIFO$ is full 0 = FIFO is not full bit 1 <b>TEFHIF</b> : Transmit Event FIFO Half Full Interrupt Flag bit <sup>(1)</sup> $1 = FIFO$ is $\geq$ half full 0 = FIFO is $<$ half full 0 = FIFO is $<$ half full 0 = FIFO is ot tempty Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is not empty, contains at least one message	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 3 <b>TEFOVIF</b> : Transmit Event FIFO Overflow Interrupt Flag bit 1 = Overflow event has occurred $0 = No overflow event occurredbit 2 TEFFIF: Transmit Event FIFO Full Interrupt Flag bit(1)1 = FIFO$ is full 0 = FIFO is not full bit 1 <b>TEFHIF</b> : Transmit Event FIFO Half Full Interrupt Flag bit <sup>(1)</sup> $1 = FIFO$ is $\geq$ half full 0 = FIFO is $<$ half full 0 = FIFO is $<$ half full 0 = FIFO is not empty. Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is not empty, contains at least one message	hit 21 1	Unimalaman	ted. Dood oo 'a	<b>,</b> ,				
$1 = \text{Overflow event has occurred} \\ 0 = \text{No overflow event occurred} \\ \text{bit 2} \qquad \textbf{TEFFIF: Transmit Event FIFO Full Interrupt Flag bit^{(1)}} \\ 1 = FIFO is full \\ 0 = FIFO is not full \\ \text{bit 1} \qquad \textbf{TEFHIF: Transmit Event FIFO Half Full Interrupt Flag bit^{(1)}} \\ 1 = FIFO is \geq half full \\ 0 = FIFO is < half full \\ 0 = FIFO is < half full \\ 1 = FIFO is not empty, contains at least one message \\ \end{bmatrix}$		-			nterrunt Flog b	:+		
bit 2 <b>TEFFIF</b> : Transmit Event FIFO Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is full 0 = FIFO is not full bit 1 <b>TEFHIF</b> : Transmit Event FIFO Half Full Interrupt Flag bit <sup>(1)</sup> $1 = FIFO$ is $\geq$ half full 0 = FIFO is $<$ half full 0 = FIFO is $<$ half full bit 0 <b>TEFNEIF</b> : Transmit Event FIFO Not Empty Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is not empty, contains at least one message	DIL 3				nienupi riag b	n		
$1 = FIFO \text{ is full} \\ 0 = FIFO \text{ is not full} \\ \text{bit 1} \qquad TEFHIF: Transmit Event FIFO Half Full Interrupt Flag bit(1) \\ 1 = FIFO \text{ is } \geq half full \\ 0 = FIFO \text{ is } < half full \\ 0 = FIFO \text{ is } < half full \\ 1 = FIFO \text{ is not empty. contains at least one message} \\ \text{FIFO is not empty. contains at least one message} $								
0 = FIFO is not full         bit 1 <b>TEFHIF</b> : Transmit Event FIFO Half Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is ≥ half full         0 = FIFO is < half full	bit 2	TEFFIF: Tran	smit Event FIF0	O Full Interrup	t Flag bit <sup>( 1)</sup>			
bit 1 <b>TEFHIF</b> : Transmit Event FIFO Half Full Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is ≥ half full 0 = FIFO is < half full bit 0 <b>TEFNEIF</b> : Transmit Event FIFO Not Empty Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is not empty, contains at least one message								
1 = FIFO is ≥ half full 0 = FIFO is < half full bit 0 TEFNEIF: Transmit Event FIFO Not Empty Interrupt Flag bit(1) 1 = FIFO is not empty, contains at least one message	bit 1			O Half Full Inte	errupt Flag bit <sup>(</sup>	1)		
bit 0 <b>TEFNEIF</b> : Transmit Event FIFO Not Empty Interrupt Flag bit <sup>(1)</sup> 1 = FIFO is not empty, contains at least one message					on aprillag on			
1 = FIFO is not empty, contains at least one message		0 = FIFO is <	< half full					
	bit 0					bit <sup>(1)</sup>		
U – FIFU is empty				ains at least or	ne message			
		0 = FIFO IS e	empty					

**Note 1:** This bit is read only and reflects the status of the FIFO.

#### **REGISTER 3-25:** CITEFUA – TRANSMIT EVENT FIFO USER ADDRESS REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TEFUA	\[31:24]			
bit 31							bit 24
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TEFUA	\[23:16]			
bit 23							bit 16
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TEFU	A[15:8]			
bit 15							bit 8
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TEFL	JA[7:0]			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, re	ead as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

bit 31-0 **TEFUA[31:0]:** Transmit Event FIFO User Address bits A read of this register will return the address where the next object is to be read (FIFO tail).

**Note 1:** This register is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

### **REGISTER 3-26: CITXQCON – TRANSMIT QUEUE CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PLSIZE[2:0] <sup>(1)</sup>				FSIZE[4:0] <sup>(1)</sup>		
bit 31							bit 24
U-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0		T[1:0]	10,00-0	11/00-0	TXPRI[4:0]	10/00-0	10,00-0
 bit 23	1774	1[1.0]					bit 16
511 2.5							DICTO
U-0	U-0	U-0	U-0	U-0	S/HC-1	R/W/HC-0	S/HC-0
	_	_	_	_	FRESET <sup>(3)</sup>	TXREQ <sup>(2)</sup>	UINC
bit 15						11	bit 8
			<b>D</b> /11/0		<b>D</b> /// 0		<b>D M M A</b>
R-1	U-0	U-0	R/W-0	U-0	R/W-0	U-0	R/W-0
TXEN		_	TXATIE		TXQEIE	—	TXQNIE
bit 7							bit (
Legend:							
R = Readabl	e hit	W = Writable	hit	II = I Inimple	emented bit, read	1 as '∩'	
	Value at POR '1' = Bit is set			'0' = Bit is cl		x = Bit is unkr	NOWD
	TOR				carcu		
bit 28-24	0_0000 = FIF 0_0001 = FIF 0_0010 = FIF	a bytes a bytes a bytes a bytes a bytes a bytes	le deep les deep les deep				
bit 23	Unimplemen	ted: Read as '	0'				
bit 22-21	This feature is 00 = Disable 01 = Three re 10 = Unlimite	etransmission / s enabled wher retransmission a transmission a d number of re d number of re	n CiCON.RTXA attempts ttempts transmission a	ttempts			
bit 20-16		/lessage Trans est Message P		;			
	11111 = High	nest Message F	Priority				
bit 15-11	Unimplemen	ted: Read as '	0'				
Note 1: Th	nese bits can onl	y be modified in	n Configuratior	n mode.			
	nis bit is updated RESET is set whi			. ,			

### REGISTER 3-26: CITXQCON – TRANSMIT QUEUE CONTROL REGISTER (CONTINUED)

bit 10	<ul> <li>FRESET: FIFO Reset bit<sup>(3)</sup></li> <li>1 = FIFO will be reset when bit is set; cleared by hardware when FIFO was reset. User should wait until this bit is clear before taking any action.</li> </ul>
	0 = No effect
bit 9	<ul> <li>TXREQ: Message Send Request bit<sup>(2)</sup></li> <li>1 = Requests sending a message; the bit will automatically clear when all the messages queued in the TXQ are successfully sent.</li> <li>0 = Clearing the bit to '0' while set ('1') will request a message abort.</li> </ul>
bit 8	<b>UINC</b> : Increment Head bit When this bit is set, the FIFO head will increment by a single message.
bit 7	<b>TXEN</b> : TX Enable 1 = Transmit Message Queue. This bit always reads as '1'.
bit 6-5	Unimplemented: Read as '0'
bit 4	<b>TXATIE</b> : Transmit Attempts Exhausted Interrupt Enable bit 1 = Enable interrupt 0 = Disable interrupt
bit 3	Unimplemented: Read as '0'
bit 2	<b>TXQEIE</b> : Transmit Queue Empty Interrupt Enable bit 1 = Interrupt enabled for TXQ empty 0 = Interrupt disabled for TXQ empty
bit 1	Unimplemented: Read as '0'
bit 0	<b>TXQNIE</b> : Transmit Queue Not Full Interrupt Enable bit 1 = Interrupt enabled for TXQ not full 0 = Interrupt disabled for TXQ not full
Note 1:	These bits can only be modified in Configuration mode.

- **2**: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- 3: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

### **REGISTER 3-27:** CITXQSTA – TRANSMIT QUEUE STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	_	—		_	—	—	—	
bit 31							bit 24	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
		—						
bit 23							bit 16	
U-0	U-0	<u>U-0</u>	R-0	R-0	R-0	R-0	R-0	
—	—	—			TXQCI[4:0] <sup>(1)</sup>			
bit 15							bit 8	
	110/0.0		110/0.0		<b>D</b> 4		<b>D</b> 4	
HS/C-0 TXABT <sup>(2)(3)</sup>	HS/C-0	HS/C-0	HS/C-0	U-0	R-1	U-0	R-1	
TXABI(=/(•)	TXLARB (2)(3)		TXATIF	_	TXQEIF	_	TXQNIF	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 7	A read of this register will return an index to the message that the FIFO will next attempt <b>TXABT</b> : Message Aborted Status bit <sup>(2)(3)</sup> 1 = Message was aborted 0 = Message completed successfully				ipt to transmit.			
bit 6	<ul> <li>Message completed successfully</li> <li>TXLARB: Message Lost Arbitration Status bit<sup>(2)(3)</sup></li> <li>1 = Message lost arbitration while being sent</li> <li>0 = Message did not loose arbitration while being sent</li> </ul>							
bit 5	<b>TXERR</b> : Erro	r Detected Durir ror occurred whi ror did not occur	ng Transmissi le the messag	on bit <sup>( 2)( 3)</sup> ge was being s				
bit 4	<b>TXATIF</b> : Tran 1 = Interrupt 0 = Interrupt		xhausted Inte	errupt Pending	bit			
bit 3	Unimplemen	ted: Read as '0	,					
bit 2	1 = TXQ is e	nsmit Queue Em mpty ot empty, at leas		-	transmitted			
bit 1		ted: Read as '0						
bit 0	<b>TXQNIF</b> : Tran 1 = TXQ is n 0 = TXQ is fu		t Full Interrup	et Flag bit				
(FS	IZE = 5'h03) T		n a value of (	) to 3 dependin	TXQ. If the TXQ ig on the state o		es deep	

- 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI.
- 3: This bit is updated when a message completes (or aborts) or when the TXQ is reset.

<b>REGISTER 3-28:</b> CITXQUA – TRANSMIT QUEUE USER ADDRESS REGISTER
--

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TXQU	A[31:24]			
bit 31							bit 24
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TXQU	A[23:16]			
bit 23							bit 16
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
_			TXQU	A[15:8]			
bit 15							bit 8
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			TXQL	JA[7:0]			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, re	ad as '0'	
-n = Value at P					nown		

bit 31-0 **TXQUA[31:0]:** TXQ User Address bits A read of this register will return the address where the next message is to be written (TXQ head).

**Note 1:** This register is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

#### REGISTER 3-29: CIFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PLSIZE[2:0] <sup>(1)</sup>	)			FSIZE[4:0] <sup>(1)</sup>		
bit 31							bit 24
U-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		T[1:0]	1010 0	1010 0	TXPRI[4:0]	1010 0	1000 0
bit 23	170						bit 16
-							
U-0	U-0	U-0	U-0	U-0	S/HC-1	R/W/HC-0	S/HC-0
	_	—	_	_	FRESET <sup>(3)</sup>	TXREQ <sup>(2)</sup>	UINC
bit 15	÷					•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TXEN <sup>(1)</sup>	RTREN	RXTSEN <sup>(1)</sup>	TXATIE	RXOVIE	TFERFFIE	TFHRFHIE	TFNRFNIE
bit 7							bit (
Legend:							
R = Readable bit W = Writable B		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	010 = 16 data 011 = 20 data 100 = 24 data 101 = 32 data 110 = 48 data 111 = 64 data	a bytes a bytes a bytes a bytes a bytes					
bit 28-24		FIFO Size bits <sup>(1</sup>	)				
	0_0000 = FII 0_0001 = FII 0_0010 = FII 	FO is 1 Message FO is 2 Message FO is 3 Message	e deep es deep es deep				
bit 23	Unimplemen	<b>ited:</b> Read as '0	,				
bit 22-21	This feature i 00 = Disable 01 = Three re 10 = Unlimite	Retransmission A s enabled when retransmission a etransmission at ed number of retu ed number of retu	CiCON.RTXA attempts tempts ransmission a	attempts			
bit 20-16	<b>TXPRI[4:0]:</b>   00000 = Lov	Message Transr west Message P	nit Priority bite				
	 11111 <b>= Higl</b>	hest Message P	riority				
Note 1: Th	nese bits can onl	v be modified in	Configuration	n mode.			
	nis bit is updated	-	-		when the FIFO i	s reset	

- **2:** This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- **3:** FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER	3-29: CiFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31) (CONTINUED)
bit 15-11	Unimplemented: Read as '0'
bit 10	FRESET: FIFO Reset bit <sup>(3)</sup>
	1 = FIFO will be reset when bit is set; cleared by hardware when FIFO was reset. User should wait until this bit is clear before taking any action.
	0 = No effect
bit 9	TXREQ: Message Send Request bit <sup>(2)</sup>
	<u>TXEN = 1</u> (FIFO configured as a Transmit FIFO)
	1 = Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent.
	0 = Clearing the bit to '0' while set ('1') will request a message abort.
	<u>TXEN = 0</u> (FIFO configured as a Receive FIFO)
	This bit has no effect.
bit 8	UINC: Increment Head/Tail bit
	<u>TXEN = 1</u> (FIFO configured as a Transmit FIFO)
	When this bit is set, the FIFO head will increment by a single message. <u>TXEN = 0</u> (FIFO configured as a Receive FIFO)
	When this bit is set, the FIFO tail will increment by a single message.
bit 7	TXEN: TX/RX FIFO Selection bit <sup>(1)</sup>
	1 = Transmit FIFO
	0 = Receive FIFO
bit 6	RTREN: Auto RTR Enable bit
	1 = When a remote transmit is received, TXREQ will be set.
hit E	<ul> <li>0 = When a remote transmit is received, TXREQ will be unaffected.</li> <li>RXTSEN: Received Message Time Stamp Enable bit<sup>(1)</sup></li> </ul>
bit 5	1 = Capture time stamp in received message object in RAM.
	0 = Do not capture time stamp.
bit 4	TXATIE: Transmit Attempts Exhausted Interrupt Enable bit
	1 = Enable interrupt
	0 = Disable interrupt
bit 3	RXOVIE: Overflow Interrupt Enable bit
	<ul> <li>1 = Interrupt enabled for overflow event</li> <li>0 = Interrupt disabled for overflow event</li> </ul>
bit 2	<b>TFERFIE</b> : Transmit/Receive FIFO Empty/Full Interrupt Enable bit
	<u>TXEN = 1</u> (FIFO configured as a Transmit FIFO)
	Transmit FIFO Empty Interrupt Enable
	<ol> <li>Interrupt enabled for FIFO empty</li> <li>Interrupt disabled for FIFO empty</li> </ol>
	TXEN = 0 (FIFO configured as a Receive FIFO)
	Receive FIFO Full Interrupt Enable
	1 = Interrupt enabled for FIFO full
	0 = Interrupt disabled for FIFO full
Note 1: Th	nese bits can only be modified in Configuration mode.

- 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- **3:** FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

### REGISTER 3-29: CiFIFOCONm – FIFO CONTROL REGISTER m, (m = 1 TO 31) (CONTINUED)

bit 1	<b>TFHRFHIE</b> : Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Half Empty Interrupt Enable 1 = Interrupt enabled for FIFO half empty 0 = Interrupt disabled for FIFO half empty <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Half Full Interrupt Enable 1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full
bit 0	<b>TFNRFNIE</b> : Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit <u>TXEN = 1</u> (FIFO configured as a Transmit FIFO) Transmit FIFO Not Full Interrupt Enable 1 = Interrupt enabled for FIFO not full 0 = Interrupt disabled for FIFO not full <u>TXEN = 0</u> (FIFO configured as a Receive FIFO) Receive FIFO Not Empty Interrupt Enable 1 = Interrupt enabled for FIFO not empty 0 = Interrupt disabled for FIFO not empty

- **Note 1:** These bits can only be modified in Configuration mode.
  - 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
  - 3: FRESET is set while in Configuration mode and is automatically cleared in Normal mode.

REGISTER 3-30: CIFIFOSTAm – FIFO STATUS REGISTER m, (m =	= 1 TO 31)
--	------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
	_	_	_	_	_	_	_				
bit 31							bit 24				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
		—	_	—	_	_	_				
bit 23							bit 16				
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0				
	0-0	0-0	N-0	N-0	FIFOCI[4:0] <sup>(1)</sup>		N-0				
 bit 15							bit 8				
HS/C-0	HS/C-0	HS/C-0	HS/C-0	HS/C-0	R-0	R-0	R-0				
TXABT <sup>(2)(3)</sup>	TXLARB (2)(3)	TXERR <sup>(2)(3)</sup>	TXATIF	RXOVIF	TFERFFIF	TFHRFHIF	TFNRFNIF				
bit 7							bit C				
Legend:	L:4		. :4	_     mimem   a	waa wata al hit waa	d a a ( 0 '					
R = Readable		W = Writable I	JIL	0 – Onimple '0' = Bit is cle	mented bit, rea		Bit is unknown				
-n = Value at P	OR	'1' = Bit is set			eared	x = Bit is unk	nown				
bit 31-13	Unimplomon	ted: Read as '0	,								
bit 12-8	-										
DIL 12-0	FIFOCI[4:0]: FIFO Message Index bits <sup>(1)</sup> TXEN = 1 (FIFO is configured as a Transmit FIFO)										
		bit field will retu			that the FIFO v	vill next attemr	ot to transmit.				
		FO is configure									
	A read of this message	s bit field will re	turn an index	to the messa	ge that the FIF	O will use to	save the nex				
bit 7	TXABT: Mess	sage Aborted St	atus bit <sup>( 2)( 3)</sup>								
	1 = Message		<b>6</b> 11								
	-	completed suc	-	(2)(3)							
bit 6		essage Lost Arbi									
		e lost arbitration e did not lose arl									
bit 5	-	r Detected Durii		-							
		or occurred whi			ent						
	0 = A bus err	ror did not occur	while the me	ssage was bei	ng sent						
bit 4	TXATIF: Tran	ismit Attempts E	xhausted Inte	errupt Pending	bit						
		FO is configure	d as a Transm	nit FIFO)							
	1 = Interrupt										
	0 = Interrupt TXFN = 0 (FI	FO is configured	d as a Receive	e FIFO)							
	Read as '0'	. e ie eeniige. e									
		a zero-indexed IFOCI will take o					ges deep				
2: This	s bit is cleared	when TXREQ is	set or by writ	ing a 0 using t	he SPI.						
3: This	bit is updated	when a message	ge completes	(or aborts) or v	when the FIFO i	is reset.					

#### REGISTER 3-30: CIFIFOSTAM – FIFO STATUS REGISTER m, (m = 1 TO 31) (CONTINUED)

bit 3	<b>RXOVIF:</b> Receive FIFO Overflow Interrupt Flag bit $\underline{TXEN} = 1$ (FIFO is configured as a Transmit FIFO)
	Unused, Read as '0' <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) 1 = Overflow event has occurred 0 = No overflow event has occurred
bit 2	<b>TFERFFIF:</b> Transmit/Receive FIFO Empty/Full Interrupt Flag bit <u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO) Transmit FIFO Empty Interrupt Flag 1 = FIFO is empty 0 = FIFO is not empty; at least one message queued to be transmitted <u>TXEN = 0</u> (FIFO is configured as a Receive FIFO) Receive FIFO Full Interrupt Flag 1 = FIFO is full 0 = FIFO is not full
bit 1	<b>TFHRFHIF:</b> Transmit/Receive FIFO Half Empty/Half Full Interrupt Flag bit $\underline{TXEN = 1}$ (FIFO is configured as a Transmit FIFO) Transmit FIFO Half Empty Interrupt Flag 1 = FIFO is $\leq$ half full 0 = FIFO is $>$ half full $\underline{TXEN = 0}$ (FIFO is configured as a Receive FIFO) Receive FIFO Half Full Interrupt Flag 1 = FIFO is $\geq$ half full 0 = FIFO is $\leq$ half full
bit 0	<pre>TFNRFNIF: Transmit/Receive FIFO Not Full/Not Empty Interrupt Flag bit TXEN = 1 (FIFO is configured as a Transmit FIFO) Transmit FIFO Not Full Interrupt Flag 1 = FIFO is not full 0 = FIFO is full TXEN = 0 (FIFO is configured as a Receive FIFO) Receive FIFO Not Empty Interrupt Flag 1 = FIFO is not empty, contains at least one message 0 = FIFO is empty</pre>
Note 1:	FIFOCI[4:0] gives a zero-indexed value to the message in the FIFO. If the FIFO is 4 messages deep (FSIZE = 5'h03) FIFOCI will take on a value of 0 to 3 depending on the state of the FIFO.

- 2: This bit is cleared when TXREQ is set or by writing a 0 using the SPI.
- 3: This bit is updated when a message completes (or aborts) or when the FIFO is reset.

<b>REGISTER 3-31:</b>	CIFIFOUAm – FIFO USER ADDRESS REGISTER m, (m = 1 TO 31)	
-----------------------	---	--

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			FIFOUA	A[31:24]				
bit 31							bit 24	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			FIFOUA	4[23:16]				
bit 23							bit 16	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			FIFOU	A[15:8]				
bit 15							bit 8	
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
			FIFOL	JA[7:0]				
bit 7							bit C	
Legend:								
R = Readable I	hit	M = Mritabla bi	÷	II – Unimplor	nonted hit r	and as $(0)$		
			-			ented bit, read as '0'		
-n = Value at P	<b>UK</b>	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	

bit 31-0 **FIFOUA[31:0]:** FIFO User Address bits
<u>TXEN = 1</u> (FIFO is configured as a Transmit FIFO)
A read of this register will return the address where the next message is to be written (FIFO head).
<u>TXEN = 0</u> (FIFO is configured as a Receive FIFO)
A read of this register will return the address where the next message is to be read (FIFO tail).

**Note 1:** This bit is not guaranteed to read correctly in Configuration mode and should only be accessed when the module is not in Configuration mode.

### REGISTER 3-32: CIFLTCONm – FILTER CONTROL REGISTER m, (m = 0 TO 7)

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
FLTEN3	—	—			F3BP[4:0] <sup>(1)</sup>						
bit 31							bit 24				
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
FLTEN2	0-0	0-0	17/00-0	N/W-0	F2BP[4:0] <sup>(1)</sup>	N/ W-U	N/W-0				
bit 23		_					bit 16				
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
FLTEN1		—			F1BP[4:0] <sup>(1)</sup>						
bit 15							bit 8				
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
FLTEN0	_	_			F0BP[4:0] <sup>(1)</sup>						
bit 7							bit (				
Legend:						( - <b>1</b>					
R = Readabl		W = Writable			mented bit, read						
-n = Value at	POR	'1' = Bit is set	[	'0' = Bit is cle	eared	x = Bit is unkı	nown				
bit 30-29 bit 28-24	Unimplemer F3BP[4:0]: F	<ul> <li>0 = Filter is disabled</li> <li>Unimplemented: Read as '0'</li> <li>F3BP[4:0]: Pointer to FIFO when Filter 3 hits bits<sup>(1)</sup></li> <li>1 1111 = Message matching filter is stored in FIFO 31</li> </ul>									
	1_1110 = M  0_0010 = M	essage matchir essage matchir	ng filter is store	ed in FIFO 30 ed in FIFO 2							
	0_0001 = Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and cannot receive messages										
bit 23	_	nable Filter 2 to									
	1 = Filter is e 0 = Filter is e	enabled	•	-							
bit 22-21			0'								
bit 20-16	•	<b>Unimplemented:</b> Read as '0' <b>F2BP[4:0]:</b> Pointer to FIFO when Filter 2 hits bits <sup>(1)</sup>									
	1_1111 <b>= M</b>	essage matchir essage matchir	ng filter is store	ed in FIFO 31							
	0_0001 = M	essage matchir essage matchir eserved FIFO 0	ng filter is store	ed in FIFO 1	receive messag	es					
bit 15	FLTEN1: Ena	able Filter 1 to /	Accept Messa	ges bit							
	1 = Filter is e 0 = Filter is e										
bit 14-13		nted: Read as '	0'								
Noto 1, T	nis hit can only h	a madified if th		a filtar ia dia ak							

Note 1: This bit can only be modified if the corresponding filter is disabled (FLTEN = 0).

#### **REGISTER 3-32:** CIFLTCONM – FILTER CONTROL REGISTER m, (m = 0 TO 7) (CONTINUED)

bit 12-8	<b>F1BP[4:0]:</b> Pointer to FIFO when Filter 1 hits bits <sup>(1)</sup> 1_1111 = Message matching filter is stored in FIFO 31 1_1110 = Message matching filter is stored in FIFO 30
	0_0010 = Message matching filter is stored in FIFO 2 0_0001= Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and cannot receive messages
bit 7	FLTEN[0]: Enable Filter 0 to Accept Messages bit
	<ul><li>1 = Filter is enabled</li><li>0 = Filter is disabled</li></ul>
bit 6-5	Unimplemented: Read as '0'
bit 4-0	F0BP[4:0]: Pointer to FIFO when Filter 0 hits bits <sup>(1)</sup>
	1_1111 = Message matching filter is stored in FIFO 31 1_1110 = Message matching filter is stored in FIFO 30
	0_0010 = Message matching filter is stored in FIFO 2 0_0001 = Message matching filter is stored in FIFO 1 0_0000 = Reserved FIFO 0 is the TX Queue and cannot receive messages

**Note 1:** This bit can only be modified if the corresponding filter is disabled (FLTEN = 0).

					~	,			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	EXIDE	SID11			EID[17:13]				
bit 31							bit 24		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			EID[	12:5]					
bit 23							bit 16		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		EID[4:0]				SID[10:8]			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10110	1411 0	10110		[7:0]	1011 0	1411 0	1411 0		
bit 7				[]			bit 0		
Legend:									
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared			x = Bit is unknown		
bit 31	Unimpleme	nted: Read as '0	,						
bit 30	EXIDE: Exte	ended Identifier E	nable bit						
	If MIDE = 1:								
		nly messages wi							
	0 = Match o	only messages wi	ith standard i	dentifier					
bit 29	SID11: Stan	dard Identifier filt	er bit						
bit 28-11	EID[17:0]: E	xtended Identifie	er filter bits						
	In DeviceNe	t mode, these are	e the filter bit	s for the first 18	data bits				
bit 10-0	SID[10:0]: S	standard Identifie	r filter bits						
Note 1: Th	is register can	only be modified	when the filte	er is disabled(C	FLTCON.FLT	ENm = 0).			

r									
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	MIDE	MSID11			MEID[17:13]				
bit 31							bit 24		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			MEID	[12:5]					
bit 23							bit 16		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		MEID[4:0]				MSID[10:8]			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			MSIE	D[7:0]					
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable I	oit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown			
bit 31	Unimplemer	nted: Read as '0	)'						
bit 30	MIDE: Identit	fier Receive mod	de bit						
		nly message typ				nd to EXIDE bi	t in filter		
	0 = Match be	oth standard and	d extended m	essage frames	if filters match				
bit 29	MSID11: Sta	ndard Identifier	Mask bit						
bit 28-11	MEID[17:0]:	Extended Identi	fier Mask bits						
	In DeviceNet	mode, these ar	e the mask bi	ts for the first 1	8 data bits				
bit 10-0	MSID[10:0]:	Standard Identif	ier Mask bits						

### REGISTER 3-34: CIMASKm – MASK REGISTER m, (m = 0 TO 31)

NOTES:

### 3.3 Message Memory

The MCP2518FD device contains a 2 KB RAM that is used to store message objects. There are three different kinds of message objects:

- Table 3-5: Transmit Message Objects used by the TXQ and by TX FIFOs.
- Table 3-6: Receive Message Objects used by RX FIFOs.
- Table 3-7: TEF objects.

Figure 3-2 illustrates how message objects are mapped into RAM. The number of message objects for the TEF, the TXQ, and for each FIFO is configurable. Only the message objects for FIFO2 are shown in detail. The number of data bytes per message object (payload) is individually configurable for the TXQ and each FIFO.

FIFOs and message objects can only be configured in Configuration mode.

The TEF objects are allocated first. Space in RAM will only be reserved if CiCON.STEF = 1.

Next the TXQ objects are allocated. Space in RAM will only be reserved if CiCON.TXQEN = 1.

Next the message objects for FIFO1 through FIFO31 are allocated.

This highly flexible configuration results in an efficient usage of the RAM.

The addresses of the message objects depend on the selected configuration. The application does not have to calculate the addresses. The User Address field provides the address of the next message object to read from or write to.

### 3.3.1 RAM ECC

The RAM is protected with an Error Correction Code (ECC). The ECC logic supports Single Error Detection (SEC) and Double Error Detection (DED).

SEC/DED requires seven parity bits in addition to the 32 data bits.

Figure 3-3 shows the block diagram of the ECC logic.

#### 3.3.1.1 ECC Enable and Disable

The ECC logic can be enabled by setting ECCCON.ECCEN. When ECC is enabled, the data written to the RAM is encoded, and the data read from RAM is decoded.

When the ECC logic is disabled, the data is written to RAM, the parity bits are taken from ECCCON.PARITY. This enables the testing of the ECC logic by the user. During a read the parity bits are stripped out and the data is read back unchanged.

#### 3.3.1.2 RAM Write

During a RAM write, the Encoder calculates the parity bits and adds the parity bits to the input data.

### 3.3.1.3 RAM READ

During a RAM read, the Decoder checks the output data from RAM for consistency and removes the parity bits. It corrects single bit errors and detects double bit errors.



#### MESSAGE MEMORY ORGANIZATION





FIGURE 3-3: ECC LOGIC



Word		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
Т0	31:24	_	_	SID11			EID[17:13]			
	23:16	EID[12:5]								
	15:8	EID[4:0] SID[10:8]								
	7:0				SID	[7:0]				
T1	31:24				SEQ[2	22:15]				
	23:16				SEQ	14:7]				
	15:8				SEQ[6:0]				ESI	
	7:0	FDF	BRS	RTR	IDE		DLC	[3:0]		
T2 <sup>(1)</sup>	31:24				Transmit D	ata Byte 3				
	23:16				Transmit D	ata Byte 2				
	15:8				Transmit D	ata Byte 1				
	7:0				Transmit D	ata Byte 0				
Т3	31:24				Transmit D	ata Byte 7				
	23:16				Transmit D	ata Byte 6				
	15:8	Transmit Data Byte 5								
	7:0				Transmit D	ata Byte 4				
Ti	31:24				Transmit D	ata Byte n				
	23:16				Transmit Da	ata Byte n-1				
	15:8				Transmit Da	ata Byte n-2				
	7:0				Transmit Da	ata Byte n-3				

#### TABLE 3-5: TRANSMIT MESSAGE OBJECT (TXQ AND TX FIFO)

bit T0.31-30 Unimplemented: Read as 'x'

- bit T0.29 **SID11:** In FD mode the standard ID can be extended to 12 bit using r1
- bit T0.28-11 **EID[17:0]:** Extended Identifier
- bit T0.10-0 SID[10:0]: Standard Identifier
- bit T1.31-9 SEQ[22:0]: Sequence to keep track of transmitted messages in Transmit Event FIFO
- bit T1.8 **ESI:** Error Status Indicator

In CAN to CAN gateway mode (CiCON.ESIGM=1), the transmitted ESI flag is a "logical OR" of T1.ESI and error passive state of the CAN controller;

In normal mode ESI indicates the error status

- 1 = Transmitting node is error passive
- 0 = Transmitting node is error active
- bit T1.7 FDF: FD Frame; distinguishes between CAN and CAN FD formats
- bit T1.6 **BRS:** Bit Rate Switch; selects if data bit rate is switched
- bit T1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit T1.4 **IDE:** Identifier Extension Flag; distinguishes between base and extended format
- bit T1.3-0 DLC[3:0]: Data Length Code

Note 1: Data Bytes 0-n: payload size is configured individually in control register (CiFIFOCONm.PLSIZE[2:0]).

Word		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
R0	31:24								
	23:16								
	15:8			EID[4:0]				SID[10:8]	
	7:0				SID	[7:0]			
R1	31:24		_	_	_	_	_	_	_
	23:16	_	_	_	_	_	—	_	_
	15:8			FILHIT[4:0]			_	_	ESI
	7:0	FDF	BRS	RTR	IDE		DLC	[3:0]	
R2 <sup>(2)</sup>	31:24				RXMSG	FS[31:24]			
	23:16				RXMSG	FS[23:16]			
	15:8				RXMSG	TS[15:8]			
	7:0				RXMSG	GTS[7:0]			
R3 <sup>(1)</sup>	31:24				Receive D	ata Byte 3			
	23:16				Receive D	ata Byte 2			
	15:8				Receive D	ata Byte 1			
	7:0				Receive D	ata Byte 0			
R4	31:24				Receive D	ata Byte 7			
	23:16					ata Byte 6			
	15:8					ata Byte 5			
	7:0					ata Byte 4			
Ri	31:24					ata Byte n			
	23:16					ata Byte n-1			
	15:8					ata Byte n-2			
	7:0				Receive Da	ata Byte n-3			

TABLE 3-6: RECEIVE MESSAGE OBJECT

- bit R0.31-30 Unimplemented: Read as 'x'
- bit R0.29 SID[11]: In FD mode the standard ID can be extended to 12 bit using r1
- bit R0.28-11 EID[17:0]: Extended Identifier
- bit R0.10-0 **SID[10:0]:** Standard Identifier
- bit R1.31-16 Unimplemented: Read as 'x'
- bit R1.15-11 **FILTHIT[4:0]:** Filter Hit, number of filter that matched
- bit R1.10-9 Unimplemented: Read as 'x'
- bit R1.8 ESI: Error Status Indicator
  - 1 = Transmitting node is error passive
  - 0 = Transmitting node is error active
- bit R1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit R1.6 BRS: Bit Rate Switch; indicates if data bit rate was switched
- bit R1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit R1.4 **IDE:** Identifier Extension Flag; distinguishes between base and extended format
- bit R1.3-0 DLC[3:0]: Data Length Code
- bit R2.31-0 RXMSGTS[31:0]: Receive Message Time Stamp
- Note 1: RXMOBJ: Data Bytes 0-n: payload size is configured individually in the FIFO control register (CiFIFOCONm.PLSIZE[2:0]).
   2: R2 (RXMSGTS) only exits in objects where CiFIFOCONm.RXTSEN is set.

TABLE 3-7:	TRANSMI	T EVENT F	IFO OBJE	СТ

Word		Bit         Bit								
TE0	31:24	— — SID11 EID[17:13]								
	23:16		EID[12:5]							
	15:8		EID[4:0] SID[10:8]							
	7:0	SID[7:0]								
TE1	31:24		SEQ[22:15]							
	23:16				SEQ[	14:7]				
	15:8				SEQ[6:0]				ESI	
	7:0	FDF	FDF BRS RTR IDE DLC[3:0]							
TE2 <sup>(1)</sup>	31:24	TXMSGTS[31:24]								
	23:16	TXMSGTS[23:16]								
	15:8	TXMSGTS[15:8]								
	7:0	TXMSGTS[7:0]								

bit TE0.31-30 Unimplemented: Read as 'x'

- bit TE0.29 SID11: In FD mode the standard ID can be extended to 12 bit using r1
- bit TE0.28-11 **EID[17:0]:** Extended Identifier
- bit TE0.10-0 SID[10:0]: Standard Identifier
- bit TE1.31-9 **SEQ[22:0]:** Sequence to keep track of transmitted messages
- bit TE1.8 ESI: Error Status Indicator
  - 1 = Transmitting node is error passive
  - 0 = Transmitting node is error active
- bit TE1.7 **FDF:** FD Frame; distinguishes between CAN and CAN FD formats
- bit TE1.6 **BRS:** Bit Rate Switch; selects if data bit rate is switched
- bit TE1.5 RTR: Remote Transmission Request; not used in CAN FD
- bit TE1.4 IDE: Identifier Extension Flag; distinguishes between base and extended format
- bit TE1.3-0 DLC[3:0]: Data Length Code
- bit TE2.31-0 TXMSGTS[31:0]: Transmit Message Time Stamp<sup>(1)</sup>
- Note 1: TE2 (TXMSGTS) only exits in objects where CiTEFCON.TEFTSEN is set.

### 4.0 SPI INTERFACE

The MCP2518FD device is designed to interface directly with a Serial Peripheral Interface port available on most microcontrollers. The SPI in the microcontroller must be configured in mode 0, 0 or 1, 1 in 8-bit operating mode.

SFR and Message Memory (RAM) are accessed using SPI instructions. Figure 4-1 illustrates the generic format of the SPI instructions (SPI mode 0, 0). Each instruction starts with driving nCS low (falling edge on nCS). The 4-bit command and the 12-bit address are shifted into SDI on the rising edge of SCK. During a write instruction, data bits are shifted into SDI on the rising edge of SCK. During a read instruction, data bits are shifted out of SDO on the falling edge of SCK. One or more data bytes are transfered with one instruction. Data bits are updated on the falling edge of SCK and must be valid on the rising edge of SCK. Each instruction ends with driving nCS high (rising


### FIGURE 4-1: SPI INSTRUCTION FORMAT

edge on nCS).

Refer to Figure 7-1 for detailed input and output timing for both mode 0, 0 and mode 1, 1.

Table 4-1 lists the SPI instructions and their format.

- Note 1: The frequency of SCK has to be less than or equal to 0.85 \* half the frequency of SYSCLK. This ensures that the synchronization between SCK and SYSCLK works correctly.
  - 2: In order to minimize the Sleep current, the SDO pin of the MCP2518FD device must not be left floating while the device is in Sleep mode. This can be achieved by enabling a pull-up or pull-down resistor inside the MCU on the pin that is connected to the SDO pin, while the MCP2518FD device is in Sleep mode.



Name Format		Description			
RESET C = 0b0000; A = 0x0		Resets internal registers to default state; selects Configuration mode.			
READ	C = 0b0011; A; D = SDO	Read SFR/RAM from address A.			
WRITE	C = 0b0010; A; D = SDI	Write SFR/RAM to address A.			
READ_CRC	C = 0b1011; A; N; D = SDO; CRC = SDO	Read SFR/RAM from address A. N data bytes. Two bytes CRC. CRC is calculated on C, A, N and D.			
WRITE_CRC	C = 0b1010; A; N; D = SDI; CRC = SDI	Write SFR/RAM to address A. N data bytes. Two bytes CRC. CRC is calculated on C, A, N and D.			
WRITE_SAFE	C = 0b1100; A; D = SDI; CRC = SDI	Write SFR/RAM to address A. Check CRC before write. CRC is calculated on C, A and D.			

Legend: C = Command (4 bit), A = Address (12 bit), D = Data (1 to n bytes), N = Number of Bytes (1 byte), CRC (2 bytes)

### 4.1 SFR Access

The SFR access is byte-oriented. Any number of data bytes can be read or written with one instruction. The address is incremented by one automatically after every data byte. The address rolls over from  $0 \\ xFFF$  to  $0 \\ x000$ .

The following SPI instructions only show the different fields and their values. Every instruction follows the generic format illustrated in Figure 4-1.

#### 4.1.1 RESET

Figure 4-2 illustrates the RESET instruction. The instruction starts with nCS going low. The Command (C[3:0] = 0b0000) is followed by the Address (A[11:0] = 0x000). The instruction ends when nCS goes high.

The RESET instruction should only be issued after the device enters Configuration mode. All SFR and State Machines are reset just like during a Power-on Reset (POR), and the device transitions immediately to Configuration mode.

The Message Memory is not changed.

The actual reset happens at the end of the instruction when nCS goes high.

### 4.1.2 SFR READ – READ

Figure 4-3 illustrates the READ instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b0011), is followed by the Address (A[11:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). Any number of data bytes can be read. The instruction ends when nCS goes high.

#### 4.1.3 SFR WRITE – WRITE

Figure 4-4 illustrates the WRITE instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b0010), is followed by the Address (A[11:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Any number of data bytes can be written. The instruction ends when nCS goes high.

Note:	The bit fields in the IOCON register must			
	be written using the single data byte SFR			
	WRITE instructions.			

Data bytes are written to the register with the falling edge on SCK following the 8th data bit.

### FIGURE 4-2: RESET INSTRUCTION

nCS Low 0b0000 0x000 nCS High

### FIGURE 4-3: SFR READ INSTRUCTION

nCS Low 0b0011 A<11:0> DB[A] DB[A+1] DB[A+n-1] nCS High	Г								
		nCS Low	0b0011	A<11:0>	DB[A]	DB[A+1]		DBIA+n-11	nCS High

### FIGURE 4-4: SFR WRITE INSTRUCTION

					Ì	[	
nCS Low	0b0010	A<11:0>	DB[A]	DB[A+1]		DB[A+n-1]	nCS High

### 4.2 Message Memory Access

The Message Memory (RAM) access is word-oriented (4 bytes at a time). Any multiple of 4 data bytes can be read or written with one instruction. The address is incremented by one automatically after every data byte. The address rolls over from  $0 \times BFF$  to  $0 \times 400$ .

Writes and Reads must be word-aligned. The lower two bits of the address are always assumed to be 0. It is not possible to do unaligned reads/writes.

The following SPI instructions only show the different fields and their values. Every instruction follows the generic format illustrated in Figure 4-1.

#### 4.2.1 MESSAGE MEMORY READ – READ

Figure 4-5 illustrates the READ instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b0011), is followed by the Address (A[11:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). The instruction ends when nCS goes high.

Read commands from RAM must always read a multiple of 4 data bytes. A word is internally read from RAM after the address field, and after every fourth data byte read on the SPI. In case nCS goes high before a multiple of 4 data bytes is read on SDO, the incomplete read should be discarded by the microcontroller.

#### 4.2.2 MESSAGE MEMORY WRITE – WRITE

Figure 4-6 illustrates the WRITE instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b0010), is followed by the Address (A[11:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). The instruction ends when nCS goes high.

Write commands must always write a multiple of 4 data bytes. After every fourth data byte, with the falling edge on SCK, the RAM Word gets written. In case nCS goes high before a multiple of 4 data bytes is received on SDI, the data of the incomplete Word will not be written to RAM.

#### FIGURE 4-5: MESSAGE MEMORY READ INSTRUCTION

nCS Low 0b0011 A<11:0> DB[A] nCS High				BM	15.4.7			
	nCSLow 0b0011	A<11:0>		DW	/[A]		nCS High	
		A \$11.05	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	100 mgn	

#### FIGURE 4-6: MESSAGE MEMORY WRITE INSTRUCTION

nCS Low 0b0010	A<11:0>		DW	/[A]		nCS High	
	A11.02	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	1100 High	

### 4.3 SPI Commands with CRC

In order to detect or avoid bit errors during SPI communication, SPI commands with CRC are available.

#### 4.3.1 CRC CALCULATION

The CRC is calculated in parallel with the SPI shift register (see Figure 4-7).


When nCS is asserted, the CRC calculator is reset to  ${\tt 0xFFFF}.$ 

The result of the CRC calculation is available after the Data section of a CRC command. The result of the CRC calculation is written to the CRC register in case a CRC mismatch is detected. In case of a CRC mismatch, CRC.CRCERRIF is set.

The MCP2518FD device uses the following generator polynomial: CRC-16/USB (0x8005). CRC-16 detects all single and double-bit errors, all errors with an odd number of bits, all burst errors of length 16 or less, and most errors for longer bursts. This allows an excellent detection of SPI communication errors that can happen in the system, and heavily reduces the risk of miscommunication, even under noisy environments.

The maximum number of data bits is used while reading and writing TX or RX Message Objects. A RX Message Object with 64 Bytes of data + 12 Bytes ID and Time Stamp contains 76 Bytes or 608 bits. In comparison, USB data packets contain up to 1024 bits. CRC-16 has a Hamming Distance of 4 up to 1024 bits.

### FIGURE 4-7: CRC CALCULATION



#### 4.3.2 SFR READ WITH CRC – READ\_CRC

Figure 4-8 illustrates the READ\_CRC instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b1011), is followed by the Address (A[11:0]), and the number of data bytes (N[7:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by the data byte from address A+1 (DB[A+1]). Any number of data bytes can be read. Next the CRC is shifted out (CRC[15:0]). The instruction ends when nCS goes high.

The CRC is provided to the microcontroller. The microcontroller checks the CRC. No interrupt is generated on CRC mismatch during a READ\_CRC command inside the MCP2518FD device.

If nCS goes high before the last byte of the CRC is shifted out, a CRC Form Error interrupt is generated: CRC.FERRIF.

#### 4.3.3 SFR WRITE WITH CRC – WRITE\_CRC

Figure 4-9 illustrates the WRITE\_CRC instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b1010), is followed by the Address (A[11:0]), and the number of data bytes (N[7:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Any number of data bytes can be written. Next the CRC is shifted in (CRC[15:0]). The instruction ends when nCS goes high.

The SFR is written to the register after the data byte was shifted in on SDI, with the falling edge on SCK. Data bytes are written to the register before the CRC is checked.

The CRC is checked at the end of the write access. In case of a CRC mismatch, a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC Form Error interrupt is generated: CRC.FERRIF.

### FIGURE 4-8: SFR READ WITH CRC INSTRUCTION

nCS Low	0b1011	A<11:0>	N<7:0>	DB[A]	DB[A+1]		DB[A+n-1]	CRC<15:8>	CRC<7:0>	nCS High
						, ,				

### FIGURE 4-9: SFR WRITE WITH CRC INSTRUCTION

nCS Low	0b1010	A<11:0>	N<7:0>	DB[A]	DB[A+1]	][	DB[A+n-1]	CRC<15:8>	CRC<7:0>	nCS High

#### 4.3.4 SFR WRITE SAFE WITH CRC – WRITE\_SAFE

This instruction ensures that only correct data is written to the SFR.

Figure 4-10 illustrates the WRITE\_SAFE instruction, while accessing SFR. The instruction starts with nCS going low. The Command (C[3:0] = 0b1100), is followed by the Address (A[11:0]). Afterwards, one data byte is shifted into address A (DB[A]). Next the CRC (CRC[15:0]) is shifted in. The instruction ends when nCS goes high.

The data byte is only written to the SFR after the CRC is checked and if it matches.

If the CRC mismatches, the data byte is not written to the SFR and a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC Form Error interrupt is generated: CRC.FERRIF.

#### FIGURE 4-10: SFR WRITE SAFE WITH CRC INSTRUCTION

		nCS Low	0b1100	A<11:0>	DB[A]	CRC<15:8>	CRC<7:0>	nCS High
--	--	---------	--------	---------	-------	-----------	----------	----------

#### 4.3.5 MESSAGE MEMORY READ WITH CRC – READ\_CRC

Figure 4-11 illustrates the READ\_CRC instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b1011), is followed by the Address (A[11:0]), and the number of data Words (N[7:0]). Afterwards, the data byte from address A (DB[A]) is shifted out, followed by data byte from address A+1 (DB[A+1]). Next the CRC (CRC[15:0]) is shifted out. The instruction ends when nCS goes high.

Writes and Reads must be word-aligned. The lower two bits of the address are always assumed to be 0. It is not possible to do unaligned reads/writes.

Read commands should always read a multiple of 4 data bytes. A word is internally read from RAM after the "N" field, and after every fourth data byte read on the SPI. In case nCS goes high before a multiple of 4 data bytes are read on SDO, the incomplete read should be discarded by the microcontroller.

The CRC is provided to the microcontroller. The microcontroller checks the CRC. No interrupt is generated on CRC mismatch during a READ\_CRC command inside the MCP2518FD device. If nCS goes high before the last byte of the CRC is shifted out, a CRC Form Error interrupt is generated: CRC.FERRIF.

#### 4.3.6 MESSAGE MEMORY WRITE WITH CRC – WRITE\_CRC

Figure 4-12 illustrates the WRITE instruction accessing the RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b1010), is followed by the Address (A[11:0]), and the number of data Words (N[7:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into address A+1 (DB[A+1]). Next the CRC (CRC[15:0]) is shifted in. The instruction ends when nCS goes high.

Write commands must always write a multiple of 4 data bytes. After every fourth data byte, with the falling edge on SCK, the RAM gets written. In case nCS goes high before a multiple of 4 data bytes is received on SDI, the data of the incomplete Word will not be written to RAM.

The CRC is checked at the end of the write access. In case of a CRC mismatch, a CRC interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC interrupt is generated: CRC.FERRIF.

#### FIGURE 4-11: MESSAGE MEMORY READ WITH CRC INSTRUCTION

200 L avr	0b1011	A<11:0>	N<7:0>		DW	/[A]		CRC<15:8>	CRC<7:0>	nCS High
NCS LOW	001011	A<11.02	N<7.02	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	CKC<15.62	CRC<7.02	IIC3 High

#### FIGURE 4-12: MESSAGE MEMORY WRITE WITH CRC INSTRUCTION

nCS L	ow 0b1010	4<11:0>	N<7:0>		DV	/[A]		CRC<15:8>	CRC<7:0>	nCS High
IICS L	ow 061010	A<11:0>	N~7.02	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	CRC<15.62	CRC<7.02	IICS Figh

#### 4.3.7 MESSAGE MEMORY WRITE SAFE WITH CRC – WRITE\_SAFE

This instruction ensures that only correct data is written to RAM.

Figure 4-10 illustrates the WRITE\_SAFE instruction, while accessing RAM. The instruction starts with nCS going low. The Command (C[3:0] = 0b1100), is followed by the Address (A[11:0]). Afterwards, the data byte is shifted into address A (DB[A]), next into

address A+1 (DB[A+1]), A+2 (DB[A+2]), and A+3 (DB[A+3]). Next the CRC (CRC[15:0]) is shifted in. The instruction ends when nCS goes high.

The data word is only written to RAM after the CRC is checked and if it matches.

If the CRC mismatches, the data word is not written to RAM and a CRC Error interrupt is generated: CRC.CRCERRIF.

If nCS goes high before the last byte of the CRC is shifted in, a CRC interrupt is generated: CRC.FERRIF.

#### FIGURE 4-13: MESSAGE MEMORY WRITE SAFE WITH CRC INSTRUCTION

nCS Low	0b1100	A<11:0>		DW	/[A]		CRC<15:8>	CRC<7:0>	nCS High
IICO LOW	001100	A.11.02	DB[A]	DB[A+1]	DB[A+2]	DB[A+3]	010010.02	01001.02	1100 High

### 5.0 OSCILLATOR


Figure 5-1 shows the block diagram of the oscillator in the MCP2518FD device. The oscillator system generates the SYSCLK, which is used in the CAN FD Controller module and for RAM accesses. It is recommended by the CAN FD community to use either a 40 or 20 MHz SYSCLK. The time reference for clock generation can be an external 40, 20 or 4 MHz crystal, ceramic resonator or external clock.

The OSC register controls the oscillator. The PLL can be enabled to multiply the 4 MHz clock by 10.

The internal 40/20 MHz can be divided by two.

The internally generated clock can be divided and provided on the CLKO pin.

### FIGURE 5-1: MCP2518FD OSCILLATOR BLOCK DIAGRAM



### 6.0 I/O CONFIGURATION

The IOCON register is used to configure the I/O pins:

- CLKO/SOF: select Clock Output or Start of Frame.
- TXCANOD: TXCAN can be configured as Push-Pull or as Open Drain output. Open Drain outputs allows the user to connect multiple controllers together to build a CAN network without using a transceiver.
- INT0 and INT1 can be configured as GPIO with similar registers as in the PIC microcontrollers or as Transmit and Receive interrupts.
- INT0/GPIO0/XSTBY can also be used to automatically control the standby pin of the transceiver.

### FIGURE 6-1: INTERRUPT PINS


• INTOD: The interrupt pins can be configured as open-drain or push/pull outputs.

#### 6.0.1 INTERRUPT PINS

The MCP2518FD device contains three different interrupt pins, see Figure 6-1:

- INT is asserted on any interrupt in the CiINT register (xIF & xIE), including the RX and TX interrupts.
- INT1/GPIO1 can be configured as GPIO or RX interrupt pin (CiINT.RXIF & RXIE).
- INT0/GPIO0 can be configured as GPIO or TX interrupt pin (CiINT.TXIF & TXIE).

All interrupt pins are active low.



### 7.0 ELECTRICAL SPECIFICATIONS

### 7.1 Absolute Maximum Ratings†

VDD	0.3V to 6.0V
DC Voltage at all I/O w.r.t GND	0.3V to VDD + 0.3V
Virtual Junction Temperature, TvJ (IEC60747-1)	40°C to +165°C
Soldering temperature of leads (10 seconds)	+300°C
ESD protection on all pins (IEC 801; Human Body Model)	±4 kV
ESD protection on all pins (IEC 801; Machine Model)	±400V
ESD protection on all pins (IEC 801; Charge Device Model)	±750V

**† NOTICE:** Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### TABLE 7-1: DC CHARACTERISTICS

DC Specifi	cations				+125°C;	High (H): Тамв = -40°С to +150°С;
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments
VDD Pin						
Vdd	Voltage Range	2.7		5.5	V	RAM data retention guaranteed
VPORH	Power-on Reset Voltage	—	—	2.65	V	Highest voltage on VDD before device releases POR
VPORL	Power-on Reset Voltage	2.2	_	—	V	Lowest voltage on VDD before device asserts POR
SVDD	VDD Rise Rate to ensure POR	0.05	_	—	V/ms	Note 1
Idd	Supply Current	—	15	20	mA	40 MHz SYSCLK, 20 MHz SPI activity
IDDS	Sleep Current	—	15	60	μA	Clock is stopped TAMB ≤ +85°C ( <b>Note 1</b> )
		_	_	600	—	Clock is stopped TAMB ≤ +150°C
IDDLPM	LPM Current	—	4	10	μA	Digital logic powered down
Digital Inp	out Pins					
Vih	High-Level Input Voltage	0.7 Vdd		VDD + 0.3	V	
VIL	Low-Level Input Voltage	-0.3	—	0.3 VDD	V	
Voscpp	OSC1 detection Voltage	0.5	—	—	V	Minimum peak-to-peak voltage on OSC1 pin ( <b>Note 1</b> )
<b>I</b> LI	Input Leakage Current				•	
	OSC1	-5	—	+5	μA	
	All other	-1	_	+1	μA	
Digital Ou	tput Pins					
Vон	High-Level Output Voltage	VDD - 0.7			V	ЮН = -2 mA, VDD = 2.7V
Vol	Low-Level Output Voltage					
	TXCAN	_	_	0.6	V	IOL = 8 mA, VDD = 2.7V
	All other		_	0.6	V	IOL = 2 mA, VDD = 2.7V

Note 1: Characterized; not 100% tested.

### TABLE 7-2: CLKOUT AND SOF AC CHARACTERISTICS

AC Specific	cations				+125°C; ł	High (H): Тамв = -40°С to +150°С;
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments
TCLKOH	CLKO Output High	8	—	—	ns	at 40 MHz (Note 1)
TCLKOL	CLKO Output Low	8	—	—	ns	Note 1
TCLKOR	CLKO Output Rise	—	—	5	ns	Note 1
TCLKOF	CLKO Output Fall	—	—	5	ns	Note 1
TSOFH	SOF Output High	—	31 Tosc	—	ns	Note 2
TSOFPD	SOF Propagation Delay: RXCAN falling edge to SOF rising edge		1 Tosc		ns	Note 2

Note 1: Characterized; not 100% tested.

2: Design guidance only.

TABLE 7-3:	CRYSTAL OSCILLATOR AC CHARACTERISTICS

AC Specifica	ations	Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C; High (H): TAMB = -40°C to +150°C; VDD = 2.7V to 5.5V					
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments	
FOSC1,CLKI	OSC1 Input Frequency	2	40	40	MHz	External digital clock	
Fosc1,4M	OSC1 Input Frequency	4 - 0.5%	4	4 + 0.5%	MHz	4 MHz crystal/resonator (Note 1)	
Fdrift	SYSCLK frequency drift	—	_	10	ppm	Additional frequency drift of SYSCLK due to internal PLL at 4 MHz ( <b>Note 1</b> )	
Fosc1,20M	OSC1 Input Frequency	20 - 0.5%	20	20 + 0.5%	MHz	20 MHz crystal/resonator (Note 1)	
Fosc1,40M	OSC1 Input Frequency	40 - 0.5%	40	40 + 0.5%	MHz	40 MHz crystal/resonator (Note 1)	
Tosc1	TOSC1=1/FOSC1,x	25	_	—	ns		
Tosc1H	OSC1 Input High	0.45 * Tosc	—	0.55 * TOSC	ns	Note 1	
TOSC1L	OSC1 Input Low	0.45 * Tosc	_	0.55 * TOSC	ns	Note 1	
TOSC1R	OSC1 Input Rise	—		20	ns	Note 2	
TOSC1F	OSC1 Input Fall	—	_	20	ns	Note 2	
DCosc1	Duty Cycle on OSC1	45	50	55	%	External clock duty cycle require- ment (Note 1)	
TOSCSTAB	Oscillator stabilization period	—	—	3	ms	From POR to final frequency (Note 1)	
TOSCSLEEP	Oscillator stabilization from Sleep	—	—	3	ms	From Sleep to final frequency (Note 1)	
Gм,4M	Transconductance	1470	_	2210	μA/V	4 MHz crystal (Note 2)	
Gм,40M	Transconductance	2040	_	3060	μA/V	40 MHz crystal (Note 2)	

Note 1: Characterized; not 100% tested.

**2:** Design guidance only.

### TABLE 7-4:CAN BIT RATE

AC Specific	ations	Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C; High (H): TAMB = -40°C to +125°C; High (H)				High (Н): Тамв = -40°С to +150°С;	
Sym	Characteristic	Min	Тур	Max	Units	Conditions/Comments	
BRNOM	Nominal Bit Rate	0.125	0.5	1	Mbps		
BRDATA	Data Bit Rate	0.5	0.5 2 8 Mbps BRDATA ≥ BRNOM				

**Note 1:** Tested bit rates. Device allows the configuration of more bit rates, including slower bit rates than the minimum stated.

### TABLE 7-5: CAN RX FILTER AC CHARACTERISTICS

AC Specifications		Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C; High (H): TAMB = -40°C to +150°C VDD = 2.7V to 5.5V					
Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments	
TPROP	Filter propagation delay	—	1	—	ns	Note 2	
TFILTER	Filter time	50 80 130 225	_	100 140 220 390	ns	T00FILTER T01FILTER T10FILTER T11FILTER Note 3	
TREVO- CERY	Minimum high time on input for output to go high again	5	_	—	ns	Note 2	

Note 1: Characterized; not 100% tested.

**2:** Design guidance only.

**3:** Pulses on RXCAN shorter than the minimum TFILTER time will be ignored; pulses longer than the maximum TFILTER time will wake-up the device.

AC Specifications			Electrical Characteristics: Extended (E): TAMB = -40°C to +125°C; High (H): TAMB = -40°C to +150°C, VDD = 2.7V to 5.5V				
Param.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
	Fsck	SCK Input Frequency	—		17	MHz	Note 3
	Тѕск	SCK Period, TSCK=1/FSCK	59			ns	Note 3
1	Тѕскн	SCK High Time	20			ns	
2	TSCKL	SCK Low Time	20		_	ns	
3	TSCKR	SCK Rise Time	—		100	ns	Note 2
4	TSCKF	SCK Fall Time	—		100	ns	Note 2
5	TCS2SCK	nCS ↓ to SCK ↑	Tsck/2		_	ns	
6	TSCK2CS	SCK ↑ to nCS ↑	Тѕск		_	ns	
7	TSDI2SCK	SDI Setup: SDI	5			ns	
8	TSCK2SDI	SDI Hold: SCK ↑ to SDI ↓	5			ns	
9	TSCK2SDO	SDO Valid: SCK $\downarrow$ to SDO $\updownarrow$	—		20	ns	CLOAD = 50 pF
10	TCS2SDOZ	SDO High Z: nCS ↑ to SDO Z	—		2 Tsck	ns	CLOAD = 50 pF
11	TCSD	nCS ↑ to nCS ↓	Тѕск			ns	Note 2


#### TABLE 7-6:SPI AC CHARACTERISTICS

**Note 1:** Characterized; not 100% tested.

**2:** Design guidance only.

**3:** FSCK must be less than or equal to 0.85\*(FSYSCLK/2).





<b>TABLE 7-7:</b>	<b>TEMPERATURE SPECIFICATIONS</b>

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges							
Operating Temperature Range	TA	-40	_	+150	°C		
Storage Temperature Range	TA	-55	_	+150	°C		
Thermal Package Resistance							
Thermal Resistance for SOIC-14	θJA		+110	—	°C/W		
Thermal Resistance for DFN-14	θJA		+45	—	°C/W		

NOTES:

### 8.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (for example, outside specified power supply range) and therefore outside the warranted range.




FIGURE 8-1: Average IDDS vs. Temperature.





FIGURE 8-2: Ave Temperature.

NOTES:


### 9.0 PACKAGING INFORMATION


### 9.1 Package Marking Information



Legend:	XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	e3	Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3))
		can be found on the outer packaging for this package.

### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]






Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		14		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	8.65 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.10	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. § Significant Characteristic

- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2

### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Ν	ILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X14)	Х			0.60
Contact Pad Length (X14)	Y			1.55


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065-SL Rev D


## 14-Lead Very Thin Plastic Dual Flat, No Lead Package (QBB) - 4.5x3 mm Body [VDFN] With 1.6x4.2 mm Exposed Pad and Stepped Wettable Flanks



Microchip Technology Drawing C04-21361 Rev B Sheet 1 of 2

### 14-Lead Very Thin Plastic Dual Flat, No Lead Package (QBB) - 4.5x3 mm Body [VDFN] With 1.6x4.2 mm Exposed Pad and Stepped Wettable Flanks

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	<b>IILLIMETER</b>	S	
Dimensior	Dimension Limits		NOM	MAX
Number of Terminals	Ν		14	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.03	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D	4.50 BSC		
Exposed Pad Length	D2	4.15	4.20	4.25
Overall Width	E		3.00 BSC	
Exposed Pad Width	E2	1.50	1.60	1.70
Terminal Width	b	0.27	0.32	0.37
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	K	0.20	-	-
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15
Wettable Flank Step Cut Width	E3	-	-	0.04

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21361 Rev B Sheet 2 of 2

## 14-Lead Very Thin Plastic Dual Flat, No Lead Package (QBB) - 4.5x3 mm Body [VDFN] With 1.6x4.2 mm Exposed Pad and Stepped Wettable Flanks

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### **RECOMMENDED LAND PATTERN**

	Ν	<b>IILLIMETER</b>	S	
Dimension	Dimension Limits			MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			4.25
Contact Pad Spacing	С		3.00	
Contact Pad Width (X14)	X1			0.35
Contact Pad Length (X14)	Y1			0.80
Pin 1 Index Chamfer	СН		0.30	
Contact Pad to Center Pad (X14)	G1	0.20		
Contact Pad to Center Pad (X12)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23361 Rev B

NOTES:

### APPENDIX A: REVISION HISTORY

### **Revision B (December 2020)**

- Added AEC-Q100 qualification to **Special Features** section.
- Updated Table 3-1.
- Updated Register 3-2.
- Updated Register 3-4.
- Updated Register 3-5.
- Updated Register 3-7.
- Updated Register 3-23.
- Updated Section 3.3.1, RAM ECC.
- Updated Section 4.1, SFR Access.
- Updated Section 4.1.3, SFR WRITE WRITE.
- Updated Table 7-6.

### Revision A (April 2019)

· Original release of this document

### APPENDIX B: CAN FD CONFORMANCE

The MCP2518FD passed the CAN FD conformance tests specified in ISO 16845-1:2016.

ISO 11898-1:2015 lists non-mandatory features. Table B-1 clarifies which optional features are implemented.

#### TABLE B-1: ISO OPTIONAL FEATURES

No.	Optional Feature	Implemented
1	FD frame format	Yes
2	Disabling of frame formats	Yes. Classical CAN frame format.
3	Limited LLC frames	No. Full range of IDs and DLCs implemented.
4	No transmission of frames including padding bytes	N/A. See No. 3.
5	LLC Abort interface	Yes
6	ESI and BRS bit values	Yes
7	Method to provide MAC data consistency	Yes
8	Time and time triggering	Start of Frame output.
9	Time stamping	Yes. 32 bit TBC.
10	Bus monitoring mode	Yes
11	Handle	Yes
12	Restricted operation	Yes
13	Separate prescalers for nominal bits and for data bits	Yes
14	Disabling of automatic retransmission	Yes
15	Maximum number of retransmissions	Yes. One, 3 or unlimited.
16	Disabling of protocol exception event on res bit detected recessive	Yes. Selectable.
17	PCS_Status	No
18	Edge filtering during the bus integration state	Yes. Selectable.
19	Time resolution for SSP placement	Yes. 128 $T_Q$ . Measured, manual or disabled.
20	FD_T/R message	TX and RX interrupts.

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

	X <sup>(1)</sup> and R ption	-X   Reel Temperature Range	/XX Package G	XXX Qualification	Examples: a) MCP2518		Tape and Reel, Extended Temperature, Plastic SOIC (150 mil Body), 14-Lead
					b) MCP2518	FDT-H/SL =	Tape and Reel, High Temperature, Plastic SOIC (150 mil Body), 14-Lead
Device: Tape and Reel Option:		518FD: CAN FD Co = Tape and Reel <sup>(*</sup>			c) MCP2518	FDT- E/QBB =	Tape and Reel, Extended Temperature, Plastic VDFN (4.5 x 3 mm Body) 14-Lead with 1.6 x 4.2 mm Exposed Pad and Stepped Wettable Flanks
Temperature Range:	E H	= -40°C to +125° = -40°C to +150°	- (	ed)	d) MCP2518	FDT-H/QBB =	Tape and Reel, High Temperature, Plastic VDFN (4.5 x 3 mm Body), 14-Lead, with 1.6 x 4.2 mm, Exposed Pad and Stepped Wettable Flanks
Package:	SL QBB	<ul> <li>Plastic SOIC</li> <li>Plastic VDFN</li> <li>14-Lead with</li> <li>Pad and Step</li> </ul>	(4.5 x 3 mm E 1.6 x 4.2 mm I	Body), Exposed	e) MCP2518	FDT-H/QBBVA(	<ul> <li>Tape and Reel, High Temperature, Plastic VDFN (4.5 x 3 mm Body),</li> <li>14-Lead, with 1.6 x 4.2 mm, Exposed Pad and Stepped Wettable Flanks, Automotive Qualified</li> </ul>
Qualification	Blank VAO	<ul> <li>Standard qua</li> <li>Automotive Q</li> </ul>			Note 1:	number descr purposes and	el identifier only appears in the catalog part iption. This identifier is used for ordering is not printed on the device package. Check ochip Sales Office for package availability with Reel option.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$  2019-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7119-6



## Worldwide Sales and Service

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

0 Tel: 39-0331-742611 Fax: 39-0331-466781

> **Italy - Padova** Tel: 39-049-7625286

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820



## **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

	<section-header></section-header>		
Marginary     Marginary       Marginary	Market	Marchine     Marchine     Image: Control of the sector of the sec	





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.