


PL123-09HSC Datasheet

www.digi-electronics.com



https://www.DiGi-Electronics.com

DiGi Electronics Part Number PL123-09HSC-DG

Manufacturer Microchip Technology

Manufacturer Product Number PL123-09HSC

Description IC CLK MULTPLX 1:9 134MHZ 16SOIC

Detailed Description IC 134MHz 1 16-SOIC (0.154", 3.90mm Width)



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
PL123-09HSC	Microchip Technology
Series:	Product Status:
	Discontinued at Digi-Key
DiGi-Electronics Programmable:	PLL:
Not Verified	Yes with Bypass
Input:	Output:
Clock	Clock
Number of Circuits:	Ratio - Input:Output:
1	1:9
Differential - Input:Output:	Frequency - Max:
No/No	134MHz
Divider/Multiplier:	Voltage - Supply:
No/No	3V ~ 3.6V
Operating Temperature:	Mounting Type:
0°C ~ 70°C	Surface Mount
Package / Case:	Supplier Device Package:
16-SOIC (0.154", 3.90mm Width)	16-SOP
Base Product Number:	
PL123	

Environmental & Export classification

8542.39.0001

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	



Low Skew Zero Delay Buffer

FEATURES

- Frequency Range 10MHz to 134 MHz
- **Output Options:**
 - 5 outputs PL123-05
 - 9 outputs PL123-09
- Zero input output delay
- Optional Drive Strength:

Standard (8mA) *PL123-05/-09* High (12mA) PL123-05H/-09H

- $3.3V, \pm 10\%$ operation
- Available in Commercial and Industrial temperature
- Available in 16-Pin SOP or TSSOP (PL123-09), and 8-Pin SOP (PL123-05) packages


DESCRIPTION

The PL123-05/-09 (-05H/-09H for High Drive) are high performance, low skew, low jitter zero delay buffers designed to distribute high speed clocks. They have one (PL123-05) or two (PL123-09) low-skew output banks, of 4 outputs each, that are synchronized with the input. The PL123-09 allows control of the banks of outputs by using the S1 and S2 inputs as shown in the Selector Definition table on page 2.

The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than ±100ps, the device acts as a zero delay buffer. The input output propagation delay can be advanced or delayed by adjusting the load on the CLKOUT pin.

These parts are not intended for 5V input-tolerant applications.

BLOCK DIAGRAM





Low Skew Zero Delay Buffer

PIN DESCRIPTIONS

Nama	PL123-09		PL123-05		Description
Name	TSSOP-16L	SOP-16L	SOP-8L	Type	Description
REF ^[1]	1	1	1	I	Input reference frequency.
CLKA1 ^[2]	2	2	3	0	Buffered clock output, Bank A
CLKA2 ^[2]	3	3	2	0	Buffered clock output, Bank A
VDD	4,13	4,13	6	Р	VDD connection
GND	5,12	5,12	4	Р	GND connection
CLKB1 ^[2]	6	6	-	0	Buffered clock output, Bank B
CLKB2 ^[2]	7	7	-	0	Buffered clock output, Bank B
S2 ^[3]	8	8	-	I	Selector input
S1 ^[3]	9	9	-	I	Selector input
CLKB3 ^[2]	10	10	-	0	Buffered clock output, Bank B
CLKB4 ^[2]	11	11	-	0	Buffered clock output, Bank B
CLKA3 ^[2]	14	14	5	0	Buffered clock output, Bank A
CLKA4 ^[2]	15	15	7	0	Buffered clock output, Bank A
CLKOUT ^[2]	16	16	8	0	Buffered clock output. Internal feedback on this pin.

Notes: 1: Weak pull-down. 2: Weak pull-down on all outputs. 3: Weak Pull-Up on S1 and S2

SELECTOR DEFINITION FOR PL123-09

S2	S 1	CLOCK A1-A4 (Bank A)	CLOCK B1-B4 (Bank B)	CLKOUT	Output Source	PLL Shutdown
0	0	Three-state	Three-state	Driven	PLL	N
0	1	Driven	Three-state	Driven	PLL	N
1	0	Driven	Driven	Driven	Reference	Y
1	1	Driven	Driven	Driven	PLL	N

INPUT / OUTPUT SKEW CONTROL

The PL123-05/-09 will achieve Zero Delay from input to output when all the outputs are loaded equally. Adjustments to the input/output delay can be made by adding additional loading to the CLKOUT pin. Please contact Micrel for more information.



Low Skew Zero Delay Buffer

LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

Signal Integrity and Termination Considerations


- Keep traces short!
- Trace = Inductor. With a capacitive load this equals ringing!
- Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing).
- Design long traces as "striplines" or "microstrips" with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.

Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the VDD pin(s) to limit noise from the power supply
- Addition of a ferrite bead in series with VDD can help prevent noise from other board sources
- Value of decoupling capacitor is frequency dependant. Typical values to use are $0.1\mu F$ for designs using frequencies < 50MHz and $0.01\mu F$ for designs using frequencies > 50MHz.

Typical CMOS termination

Place Series Resistor as close as possible to CMOS output



stability of the output signal



Low Skew Zero Delay Buffer

ABSOLUTE MAXIMUM CONDITIONS

Supply Voltage to Ground Potential-0.5V to 4.6V DC Input Voltage V_{SS} – 0.5V to 4.6V Storage Temperature -65°C to 150°C

Junction Temperature	150°C
Static Discharge Voltage	
(per MIL-STD-883, Method 3015)>	2000V

OPERATING CONDITIONS

Parameter	Description	Min.	Max.	Unit
V_{DD}	Supply Voltage	3.0	3.6	V
т	Commercial Operating Temperature (ambient temperature)	0	70	°C
T _A	Industrial Operating Temperature (ambient temperature)	-40	85	°C
CL	Load Capacitance, below 100 MHz	_	30	pF
OL .	Load Capacitance, above 100 MHz	_	10	pF
C _{IN}	Input Capacitance	_	7	pF
t _{PU}	Power-up time for all V _{DD} s to reach minimum specified voltage (power ramps must be monotonic)	0.05	250	ms

ELECTRICAL CHARACTERISTICS

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{IL}	Input LOW Voltage		_	0.8	V
V _{IH}	Input HIGH Voltage		2.5	_	V
I _{IL}	Input LOW Current	V _{IN} = 0V	_	50	μA
I _{IH}	Input HIGH Current	$V_{IN} = V_{DD}$	_	100	μA
V _{OL}	Output LOW Voltage ^[4]	I_{OL} = 8 mA I_{OL} = 12 mA	_	0.4	V
V _{OH}	Output HIGH Voltage ^[4]	$I_{OH} = -8 \text{ mA}$ $I_{OL} = -12 \text{ mA}$	2.4	_	V
L	Supply Current	66.67MHz with unloaded outputs Commercial Temp.	-	32	mA
l _{DD}	(Unloaded Outputs)	66.67MHz with unloaded outputs Industrial Temp.	-	45	mA

Notes: 4. Parameter is guaranteed by design and characterization. Not 100% tested in production.



Low Skew Zero Delay Buffer

SWITCHING CHARACTERISTICS [5]

Parameter	Name	Test Conditions	Min.	Тур.	Max.	Unit
4	Output Fraguency	30-pF load	10	-	100	MHz
t ₁	Output Frequency	10-pF load	10	_	134	MHz
	Duty Cycle [4] = t2 ÷ t1	Measured at 1.4V, F _{OUT} = 66.67MHz	40	50	60	%
	Duty Cycle [4] = t2 ÷ t1	Measured at 1.4V, F _{OUT} <50MHz	45	50	55	%
1	Rise Time [4]	Measured between 0.8V and 2.0V	_	_	2.5	ns
t ₃	Rise Time [4] (High Drive)	Measured between 0.8V and 2.0V	_	_	1.5	ns
1	Fall Time [4]	Measured between 0.8V and 2.0V	_	_	2.5	ns
t ₄	Fall Time [4] (High Drive)	Measured between 0.8V and 2.0V	_	_	1.5	ns
t ₅	Output to Output Skew	All outputs equally loaded	_	-	250	ps
t _{6A}	Delay, REF Rising Edge to CLKOUT Rising Edge [4]	Measured at VDD/2	-	0	±350	ps
t _{6B}	Delay, REF Rising Edge to CLKOUT Rising Edge [4]	Measured at VDD/2. Measured in PLL bypass mode, <i>PL123-09 only</i> .	1	5	8.5	ns
t ₇	Device to Device Skew [4]	Measured at VDD/2 on the CLKOUT pin	_	0	700	ps
t ₈	Output Slew Rate [4]	Measured between 0.8V and 2.0V using Test Circuit #2	1	_	_	V/ns
t _J	Cycle to Cycle Jitter [4]	Measured at 66.67 MHz, loaded outputs	_	75	200	ps
tLOCK	PLL Lock Time [4]	Stable power supply, valid clock presented on REF pin	-	_	1	ms


- 4. Parameter is guaranteed by design and characterization. Not 100% tested in production.
- 5. All parameters are specified with loaded outputs.




Low Skew Zero Delay Buffer

SWITCHING WAVEFORMS


Duty Cycle Timing




All Outputs Rise/Fall Time




Output-Output Skew



Input-Output Propagation Delay




Device-Device Skew





Low Skew Zero Delay Buffer

TEST CIRCUITS







Low Skew Zero Delay Buffer

PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

SOP-16L and TSSOP-16L (mm)


	SOP		TSS	OP
Symbol	Min.	Max.	Min.	Max.
Α	1.35	1.75	-	1.20
A1	0.10	0.25	0.05	0.15
В	0.33	0.51	0.19	0.30
С	0.19	0.25	0.09	0.20
D	9.80	10.00	4.90	5.10
E	3.80	4.00	4.30	4.50
Н	5.80 6.20		6.40	BSC
L	0.40	1.27	0.45	0.75
е	1.27	BSC	0.65	BSC






SOP 8L

Symbol	Dimension in MM		
Symbol	Min.	Max.	
Α	1.35	1.75	
A1	0.10	0.25	
A2	1.25	1.50	
В	0.33	0.53	
C	0.19	0.27	
D	4.80	5.00	
Е	3.80	4.00	
Н	5.80	6.20	
L	0.40	0.89	
е	1.27 BSC		







Low Skew Zero Delay Buffer


ORDERING INFORMATION

For part ordering, please contact our Sales Department:

2180 Fortune Drive, San Jose, CA 95131, USA Tel: (408) 944-0800 Fax: (408) 474-1000

PART NUMBER

The order number for this device is a combination of the following: Part number, Package type and Operating temperature range



Part/Order Number (Commercial)	Marking* (Commercial)	Part/Order Number (Industrial)	Marking* (Industrial)	Package Option	
PL123-05SC	P12305	PL123-05SI	P12305	8-Pin SOP Tube	
PL123-05SC-R	SC LLLLL	PL123-05SI-R	SI LLLLL	8-Pin SOP (Tape and Reel)	
PL123-05HSC	P12305H	PL123-05HSI	P12305H	8-Pin SOP Tube	
PL123-05HSC-R	SC LLLLL	PL123-05HSI-R	SI LLLLL	8-Pin SOP (Tape and Reel)	
PL123-09OC	P12309 OC	PL123-09OI	P12309	16-Pin TSSOP Tube	
PL123-09OC-R	LLLLL	PL123-09OI-R	LLLLL	16-Pin TSSOP (Tape and Reel)	
PL123-09HOC	P12309H OC	PL123-09HOI	P12309H	16-Pin TSSOP Tube	
PL123-09HOC-R	LLLLL	PL123-09HOI-R	LLLLL	16-Pin TSSOP (Tape and Reel)	
PL123-09SC	P12309	PL123-09SI	P12309	16-Pin SOP Tube	
PL123-09SC-R	SC LLLLL	PL123-09SI-R	SI LLLLL	16-Pin SOP (Tape and Reel)	
PL123-09HSC	P12309H	PL123-09HSI	P12309H	16-Pin SOP Tube	
PL123-09HSC-R	SC LLLLL	PL123-09HSI-R	SI LLLLL	16-Pin SOP (Tape and Reel)	

^{*}Note: LLLLL designates lot number

Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: Micrel's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc.



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com