

# 74ACT18825SSCX Datasheet

www.digi-electronics.com



https://www.DiGi-Electronics.com

DiGi Electronics Part Number 74ACT18825SSCX-DG

Manufacturer onsemi

Manufacturer Product Number 74ACT18825SSCX

Description IC BUFF NON-INVERT 5.5V 56SSOP

Detailed Description Buffer, Non-Inverting 2 Element 9 Bit per Element 3

-State Output 56-SSOP



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# **Purchase and inquiry**

Manufacturer Product Number:	Manufacturer:
74ACT18825SSCX	onsemi
Series:	Product Status:
74ACT	Obsolete
Logic Type:	Number of Elements:
Buffer, Non-Inverting	2
Number of Bits per Element:	Input Type:
9	
Output Type:	Current - Output High, Low:
3-State	24mA, 24mA
Voltage - Supply:	Operating Temperature:
4.5V ~ 5.5V	-40°C ~ 85°C (TA)
Mounting Type:	Package / Case:
Surface Mount	56-BSSOP (0.295", 7.50mm Width)
Supplier Device Package:	Base Product Number:
56-SSOP	74ACT18825

# **Environmental & Export classification**

Moisture Sensitivity Level (MSL):	REACH Status:
1 (Unlimited)	REACH Unaffected
ECCN:	HTSUS:
EAR99	8542.39.0001



August 1999 Revised October 1999

# 74ACT18825

# 18-Bit Buffer/Line Driver with 3-STATE Outputs

#### **General Description**

The ACT18825 contains eighteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 18-bit operation.

#### **Features**


- Broadside pinout allows for easy board layout
- Separate control logic for each byte
- Extra data width for wider address/data paths or buses carrying parity
- Outputs source/sink 24 mA
- TTL-compatible inputs

### **Ordering Code:**

Order Number	Package Number	Package Description				
74ACT18825SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide				
74ACT18825MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description					
ŌĒn	Output Enable Input (Active LOW)					
I <sub>0</sub> –I <sub>17</sub>	Inputs					
O <sub>0</sub> -O <sub>17</sub>	Outputs					

#### **Connection Diagram**



FACT™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

## **Functional Description**

The ACT18825 contains eighteen non-inverting buffers with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independently of the other. The control pins may be shorted together to obtain full 8-bit operation. The 3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input for each byte. When  $\overline{OE}_n$  is LOW, the outputs are in 2-state mode. When  $\overline{\text{OE}}_n$  is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.


## **Truth Table**

Inputs					Outputs			
Byte '	1 (0:8)	Byte 2	(8:17)			0 0	0	
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE <sub>4</sub>	10-18	<sup>1</sup> 9 <sup>-1</sup> 17	00-08	O <sub>9</sub> -O <sub>17</sub>	
L	L	L	٦	Н	Н	Н	Н	
Н	Χ	L	L	Χ	L	Z	L	
Х	Н	L	L	Χ	Н	Z	Н	
L	L	Н	Χ	L	Χ	L	Z	
L	L	Х	Н	Н	Χ	Н	Z	
Н	Н	Н	Н	Х	Χ	Z	Z	
L	L	L	L	L	L	L	L	

H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Immaterial Z = HIGH Impedance

# **Logic Diagram**



125 mV/ns

### **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current  $(I_{IK})$ 

 $\begin{array}{ll} V_I = -0.5 V & -20 \text{ mA} \\ V_I = V_{CC} + 0.5 V & +20 \text{ mA} \end{array} \label{eq:vi}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$ 

DC Output Voltage (V<sub>O</sub>)  $-0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V}$  DC Output Source/Sink Current (I<sub>O</sub>)  $\pm 50 \text{ mA}$ 

DC V<sub>CC</sub> or Ground Current

Per Output Pin  $\pm 50 \text{ mA}$ Storage Temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

# Recommended Operating Conditions

V<sub>IN</sub> from 0.8V to 2.0V

Minimum Input Edge Rate ( $\Delta V \Delta t$ )

V<sub>CC</sub> @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT<sup>TM</sup> circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions		
Syllibol	Farameter	(V)	Тур	Gu	Guaranteed Limits		Conditions	
V <sub>IH</sub>	Minimum HIGH	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V <sub>CC</sub> -0.1V	
V <sub>IL</sub>	Maximum LOW	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	V	or V <sub>CC</sub> -0.1V	
V <sub>OH</sub>	Minimum HIGH	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	V	'OUT = -30 μΑ	
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$	
V <sub>OL</sub>	Maximum LOW	4.5	0.001	0.1	0.1	V	I - 50 A	
	Output Voltage	5.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
I <sub>OZ</sub>	Maximum 3-STATE	5.5		±0.5	±5.0	μА	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	3.3		±0.5	10.5	μΑ	$V_O = V_{CC}$ , GND	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$ , GND	
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.


# AC Electrical Characteristics


Symbol	Parameter	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF			
		(Note 4)	Min	Тур	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	5.3	8.4	2.0	9.0	
t <sub>PLH</sub>	Data to Output	5.0	2.0	5.6	8.7	2.0	9.2	ns
t <sub>PZL</sub>	Output Enable	5.0	2.0	6.3	9.6	2.0	10.3	no
t <sub>PZH</sub>	Time	5.0	2.0	6.5	9.7	2.0	10.4	ns
t <sub>PLZ</sub>	Output Disable	5.0	1.5	4.5	7.3	1.5	7.6	
t <sub>PHZ</sub>	Time	5.0	1.5	5.1	8.5	1.5	8.8	ns

Note 4: Voltage Range 5.0 is 5.0V ± 0.5V.

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Pin Capacitance	4.5	pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation Capacitance	95	pF	V <sub>CC</sub> = 5.0V





56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



# **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com