

74LVTH16952MEAX Datasheet

www.digi-electronics.com



https://www.DiGi-Electronics.com

DiGi Electronics Part Number 74LVTH16952MEAX-DG

Manufacturer onsemi

Manufacturer Product Number 74LVTH16952MEAX

Description IC TXRX NON-INVERT 3.6V 56SSOP

Detailed Description Transceiver, Non-Inverting 2 Element 8 Bit per Elem

ent 3-State Output 56-SSOP



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
74LVTH16952MEAX	onsemi
Series:	Product Status:
74LVTH	Obsolete
Logic Type:	Number of Elements:
Transceiver, Non-Inverting	2
Number of Bits per Element:	Input Type:
8	
Output Type:	Current - Output High, Low:
3-State	32mA, 64mA
Voltage - Supply:	Operating Temperature:
2.7V ~ 3.6V	-40°C ~ 85°C (TA)
Mounting Type:	Package / Case:
Surface Mount	56-BSSOP (0.295", 7.50mm Width)
Supplier Device Package:	Base Product Number:
56-SSOP	74LVTH16952

Environmental & Export classification

Moisture Sensitivity Level (MSL):	REACH Status:
1 (Unlimited)	REACH Unaffected
ECCN:	HTSUS:
EAR99	8542.39.0001



January 2000 Revised October 2001

74LVT16952 • 74LVTH16952 Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs

General Description

The LVT16952 and LVTH16952 are 16-bit registered transceivers. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable, and output enable signals are provided for each register.

The LVTH16952 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

The registered transceiver is designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment.

The LVT16952 and LVTH16952 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16952)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16952
- Latch-up conforms to JEDEC JED78
- ESD performance:


Human-body model > 2000V Machine model > 200V Charged-device model > 1000V

Ordering Code:

Order Number	Package Number	Package Description
74LVT16952MEA (Preliminary)	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT16952MTD (Preliminary)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH16952MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16952MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description
A ₀ -A ₁₆	Data Register A Inputs B-Register 3-STATE Outputs
B ₀ -B ₁₆	Data Register B Inputs A-Register 3-STATE Outputs
CPAB _n , CPBA _n	Clock Pulse Inputs
CEA _n , CEB _n	Clock Enable
$\overline{OEAB}_n, \overline{OEBA}_n$	Output Enable Inputs

Truth Table

(Note 1)

Inputs				Internal Register	Output
An	CPAB _n	$\overline{\text{CEA}}_n$	$\overline{\text{OEAB}}_n$	Value	B _n
Х	Χ	Н	L	NC	B ₀
Х	Х	Н	Н	NC	Z
L	~	L	L	L	L
L		L	Н	L	Z
Н		L	L	Н	Н
Н		L	Н	Н	Z
Х	L	Х	L	NC	B ₀
Х	Н	Х	L	NC	B ₀
Х	L	Х	Н	NC	Z
Х	Н	Х	Н	NC	Z

H = HIGH Voltage Level


Note 1: A to B data flow shown; B to A flow control is the same, but used $\overline{\text{OEBA}}_n$, CPBA_n and $\overline{\text{CEB}}_n$.

L = LOW Voltage Level

X = Immaterial
Z = Output High Impedance

✓ = LOW-to-HIGH Transition.

NC = No Change (state established by last valid CP)
B₀ = State established by last valid CP



Absolute Maximum Ratings(Note 2)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	−0.5 to +4.6		V
VI	DC Input Voltage	−0.5 to +7.0		V
Vo	DC Output Voltage -0.5 to +7.0		Output in 3-STATE	V
		−0.5 to +7.0	Output in HIGH or LOW State (Note 3)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
Io	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	IIIA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH-Level Output Current		-32	mA
I _{OL}	LOW-Level Output Current		64	ША
T _A	Free-Air Operating Temperature	-40	+85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 3: Io Absolute Maximum Rating must be observed.

Cumbal	Donomotou.	V _{CC}		T _A = -40°C to +85°C		Units	
Symbol	Parameter		(V)	Min	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	ľ	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7-3.6	V _{CC} - 0.2		V	$I_{OH} = -100 \mu A$
			2.7	2.4		V	$I_{OH} = -8 \text{ mA}$
			3.0	2.0		V	$I_{OH} = -32 \text{ mA}$
V _{OL}	Output LOW Voltage		2.7		0.2	V	I _{OL} = 100 μA
			2.7		0.5	V	I _{OL} = 24 mA
			3.0		0.4	V	I _{OL} = 16 mA
			3.0		0.5	V	I _{OL} = 32 mA
			3.0		0.55	V	I _{OL} = 64 mA
I _{I(HOLD)}	Bushold Input Minimum Drive	9	3.0	75		μΑ	$V_{I} = 0.8V$
(Note 4)			3.0	-75		μΑ	V _I = 2.0V
I _{I(OD)}	Bushold Input Over-Drive Current to Change State		3.0	500		μΑ	(Note 5)
(Note 4)			3.0	-500		μΑ	(Note 6)
ı	Input Current	nput Current			10	μΑ	$V_{I} = 5.5V$
		Control Pins	3.6		±1	μΑ	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	2.0		-5	μΑ	$V_I = 0V$
		Data Pins	3.6		1	μΑ	$V_I = V_{CC}$
OFF	Power Off Leakage Current	•	0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I _{PU/PD}	Power Up/Down 3-STATE		0.451/		±100	μА	$V_0 = 0.5V \text{ to } 3.0V$
	Output Current		0–1.5V		±100		$V_I = GND \text{ or } V_{CC}$
OZL	3-STATE Output Leakage Cu	irrent	3.6		-5	μΑ	V _O = 3.0V
I _{OZL}	3-STATE Output Leakage Cu	irrent	3.6		-5	μΑ	$V_0 = 0.0V$
(Note 4)							
ОZН	3-STATE Output Leakage Cu	irrent	3.6		5	μΑ	$V_0 = 0.5V$
l _{ozh}	3-STATE Output Leakage Cu	irrent	3.6		5	μΑ	$V_0 = 3.6V$
(Note 4)							
lozh+	3-STATE Output Leakage Cu	irrent	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$
Іссн	Power Supply Current		3.6		0.19	mA	Outputs High
CCL	Power Supply Current		3.6		5	mA	Outputs Low
CCZ	Power Supply Current		3.6		0.19	mA	Outputs Disabled
lccz+	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$,
							Outputs Disabled
Δl _{CC}	Increase in Power Supply Cu	irrent	3.6		0.2	mA	One Input at V _{CC} – 0.6V
	(Note 7)						Other Inputs at V _{CC} or GND

Note 4: Applies to bushold version only (74LVTH16952).

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 8)

Symbol	Parameter	v _{cc}	T _A = 25°C			Units	Conditions
Symbol	raiametei	(V)	Min	Тур	Max	Units	$\textbf{C}_{\textbf{L}} = \textbf{50}~\text{pF,}~\textbf{R}_{\textbf{L}} = \textbf{500}\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 9)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 9)

Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics


		Parameter		• • • • • • • • • • • • • • • • • • • •	C to +85°C			
Symbol				$C_L = 50 \text{ pF, } R_L = 500\Omega$ $V_{CC} = 3.3 \pm 0.3 \text{V}$ $V_{CC} = 2.7 \text{V}$				
		Min	Max	Min	Max	ı		
f _{MAX}	Maximum Clock Frequ	Maximum Clock Frequency			150		MHz	
t _{PLH}	Propagation Delay		1.3	4.4	1.3	4.7		
t _{PHL}	CPBA or CPAB to A o	1.3	4.8	1.3	5.0	ns		
t _{PZH}	Output Enable Time	1.0	4.3	1.0	4.9			
t _{PZL}	OE to A or B	1.0	4.8	1.0	5.7	ns		
t _{PHZ}	Output Disable Time	Output Disable Time			2.1	6.2	ns	
t _{PLZ}	OE to A or B	OE to A or B			2.1	5.3		
t _W	Pulse Width, CPAB or	CPBA HIGH or LOW	3.3		3.3		ns	
t _S	Setup Time	A or B before CPAB or CPBA	1.7		2.5			
		CEA or CEB before CPAB or CPBA	2.0		2.8		ns	
t _H	Hold Time	Hold Time A or B after CPAB or CPBA 0.8 0.0 CEA or CEB after CPAB or CPBA 0.4 0.0		0.0				
					0.0		ns	
t _{OSLH}	Output to Output Skev	Output to Output Skew (Note 10)		1.0		1.0	ns	
toshl				1.0		1.0	115	


Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 11)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = OPEN, V_I = 0V \text{ or } V_{CC}$	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 11: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.





56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com