


# CAT872-30ULGT3 Datasheet

www.digi-electronics.com



DiGi Electronics Part Number	CAT872-30ULGT3-DG
Manufacturer	onsemi
Manufacturer Product Number	CAT872-30ULGT3
Description	IC SUPERVISOR 2 CHANNEL 6ULLGA
Detailed Description	Supervisor Open Drain or Open Collector 2 Channe l 6-ULLGA (1.45x1)
	Supervisor Open Drain or Open Collector 2 Channe

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



### Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
CAT872-30ULGT3	onsemi
Series:	Product Status:
	Obsolete
DiGi-Electronics Programmable:	Туре:
Not Verified	Multi-Voltage Supervisor
Number of Voltages Monitored:	Voltage - Threshold:
2	Adjustable/Selectable
Output:	Reset:
en Drain or Open Collector Active Low	
Open Drain or Open Collector	Active Low
Open Drain or Open Collector Reset Timeout:	Active Low Operating Temperature:
Reset Timeout:	Operating Temperature:
Reset Timeout: 3s Typical	Operating Temperature: -40°C ~ 85°C (TA)
Reset Timeout: 3s Typical Mounting Type:	Operating Temperature: -40°C ~ 85°C (TA) Package / Case:

### **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	

### **Dual Input Reset Generator**

#### Description

CAT871, CAT872 are dual input reset generators designed to restart microprocessor and microcontroller based systems when the watchdog timer or other resetting mechanisms have become disabled or failed.

CAT871, CAT872 monitor two inputs and output an active low reset pulse after both inputs have been active (logic low) for a factory preset minimum time. The reset pulse width is 2.2 ms for CAT871 and 70 ms for CAT872. Releasing either input from its active state before the minimum timeout period resets the internal timer and both inputs must return to being active before the timer will restart with a fresh count down.

CAT871, CAT872's open drain output is capable of sinking up to 3 mA of current and may be wire–OR'd with other open drain devices to drive a common reset input.

#### Features

- Operate on 1.65 V to 5.5 V Power Supplies
- Ultra Low Quiescent Current: 10 nA (typical)
- Schmitt Trigger Inputs
- 8 Factory Preset Delay Times from 0.5 s to 5 s to Choose From
- Small µLLGA-6 Package: 1.45 x 1.0 x 0.4 mm
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- Mobile Phones
- PDAs
- MP3 Players
- Personal Navigation Devices




Figure 1. Application Schematic



#### **ON Semiconductor®**

http://onsemi.com




ULLGA-6 UL SUFFIX CASE 613AF

#### MARKING DIAGRAM



X = Specific Device Code (J = CAT871, K = CAT872) M = Date Code


#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

#### FUNCTIONAL BLOCK DIAGRAM



#### Figure 2. Functional Block Diagram

#### Table 1. PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description
1	MR1	Manual reset input #1. CMOS input.
2	MR2	Manual reset input #2. CMOS input.
3	NIC	No Internal Connection. A voltage or signal applied to this pin will have no effect on device operation.
4	GND	System Ground.
5	RESET	Reset Output. Active-low open drain output.
6	VDD	Positive Power Supply.

#### **Table 2. ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage Range	V <sub>DD</sub>	–0.3 to 6	V
Output Voltage Range	V <sub>OUT</sub>	$-0.3$ to 6 or (V_DD + 0.3), whichever is lower	V
Input Voltage; MR2, MR1	V <sub>IN</sub>	$-0.3$ to 6 or (V_DD + 0.3), whichever is lower	V
Maximum Junction Temperature	T <sub>J(max)</sub>	150	°C
Output Current; RESET	I <sub>OUT</sub>	10	mA
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C
ESD Capability, Human Body Model (Note 1)	ESD <sub>HBM</sub>	2	kV
ESD Capability, Machine Model (Note 1)	ESD <sub>MM</sub>	200	V
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions (Note 2)	T <sub>SLD</sub>	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC–Q100–002 (EIA/JESD22–A114)

ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115) Latch-up Current Maximum Rating: ≤150 mA per JEDEC standard: JESD78

2. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

#### Table 3. RECOMMENDED OPERATING CONDITIONS

Rating	Symbol	Min	Мах	Unit
Input Voltage; VDD	V <sub>DD</sub>	1.65	5.5	V
Input Voltage; MR1, MR2	V <sub>IN</sub>	0	V <sub>DD</sub>	V
Output Current; RESET	I <sub>OUT</sub>	0	3	mA
Ambient Temperature	T <sub>A</sub>	-40	85	°C

Table 4. ELECTRICAL OPERATING CHARACTERISTICS $(V_{DD} = 1.65 V to 5.5 V.$  For typical values  $T_A = 25^{\circ}$ C, for min/max values  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C unless otherwise noted.)ParameterTest ConditionsSymbolMinTyp

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
POWER	POWER					
V <sub>DD</sub> Supply Voltage		V <sub>DD</sub>	1.65		5.5	V
Quiescent Supply Current	$MR1 = MR2 = V_{DD}.$	I <sub>DD</sub>		10	1000	nA
Operating Supply Current	$\label{eq:MR1} \begin{array}{l} MR1 = MR2 = 0 \; V \\ Measured \; during \; setup \; period. \; Measurement \\ includes \; current \; through \; internal \; 200 \; k\Omega \\ pull-up \; resistor \; on \; MR2 \end{array}$				50	μΑ

#### LOGIC INPUTS AND OUTPUTS

Input Voltage; HIGH	MR1, MR2	VIH	$0.7 \times V_{DD}$			V
Input Voltage; LOW	MR1, MR2	V <sub>IL</sub>			0.25xV <sub>DD</sub>	V
Hysteresis		V <sub>HYS</sub>	-	250		mV
Input Current	MR1 = 0 V; V <sub>DD</sub> = 5 V (no internal pull-up)	I <sub>PU</sub>		50	300	nA
Input Current	MR2 = 0 V; V <sub>DD</sub> = 5 V (internal 200 kΩ pull–up resistor)	I <sub>PU</sub>		25		μΑ
Output Voltage; HIGH	External 10 k $\Omega$ pull–up resistor to $V_{DD}$	V <sub>OH</sub>	V <sub>DD</sub> - 0.1			V
Output Voltage; LOW	I <sub>SINK</sub> = 3 mA, V <sub>DD</sub> = 1.8 V	V <sub>OL</sub>		0.1	0.4	V

#### TIMING


Timeout	CAT87x-05	$t_{\text{LOW}_{\text{DELAY}}}$	0.41	0.50	0.59	s
	CAT87x-10		0.82	1.00	1.18	s
	CAT87x-15		1.23	1.50	1.77	s
	CAT87x-20		1.64	2.00	2.36	s
	CAT87x-25		2.05	2.50	2.95	s
	CAT87x-30		2.46	3.00	3.54	s
	CAT87x-40		3.28	4.00	4.72	s
	CAT87x-50		4.1	5.00	5.9	s
Reset Output Pulse Width	CAT871	t <sub>R</sub>	1.8	2.2	2.6	ms
	CAT872		57	70	83	

**TEST MODE** (at  $T_A = 25^{\circ}C$ ) (Note 3)

Start TEST window		t <sub>ST</sub>			35	μs
Test Mode delay	MR1=0 V, MR2→8 cycles, delay measured after 8 <sup>th</sup> rising edge of the MR2 clock pulse	t <sub>D</sub>		250		μs
Test Mode Clock Frequency	Clock applied to MR2	f <sub>tm</sub>		1		MHz
MR2 Test mode clock setup time	Measured from MR1 falling edge to first falling edge of MR2	t <sub>P</sub>	1			μs
MR2 Input Voltage; LOW	MR2, Test mode operation	$V_{IL_{TM}}$			$0.2 \mathrm{xV}_{\mathrm{DD}}$	V
MR2 Pulse Width		t <sub>pw</sub>		500		ns


3. "Test Mode" parameters are not tested in production.

#### TIMING WAVEFORMS (Note 4)







4. The order of the MR inputs going low does not matter. The last input to go low marks the beginning of t<sub>LOW DELAY</sub>



#### **TYPICAL CHARACTERISTICS**










Figure 11. Reset Pulse Width for CAT872

#### SYSTEM DESCRIPTION AND APPLICATIONS INFORMATION

#### General

CAT871, CAT872 are designed for the manual resetting of microprocessors and microcontrollers when normal resetting mechanisms have failed. To prevent accidental resets, CAT871, CAT872 require both manual reset inputs be held low for a prescribed period before a reset pulse is issued to the system processor.

#### **Manual Reset Inputs**

MR1 and MR2 are Schmitt trigger CMOS inputs. Both inputs must go low and stay low for a predetermined period  $(t_{LOW\_DELAY})$  to generate a single reset pulse on the output. MR1 and MR2 operate independently and may be brought low at any time and in any order. The last input to reach 0 V starts the delay timer.

MR1 is a standard CMOS input and MR2 is also a CMOS input with an internal 200 k $\Omega$  pull–up resistor, thus MR2 can be left floating whereas MR1 must be biased by a pull–up resistor, powered switch or some other means external to the IC. (Consult factory for other input biasing options)

#### **Delay Timer**

When both MR1 and MR2 go low, an internal timing cycle is initiated. If any input goes high before the countdown timer has concluded its cycle, the timer will reset and will restart from the beginning when MR1 and MR2 return to being low.

If both manual reset inputs (MR1 and MR2) remain low after a reset pulse is issued, no second reset pulse will be issued after that.

#### Reset Output

CAT871, CAT872 provide an active-low open drain output to be wire-OR'd with other open drain reset devices. This output will sink up to 3 mA and as such will not be loaded down by low value (strong) pull-up resistors. The reset pulse is typically 2 ms long for CAT871 and 70 ms long for CAT872 and is issued at the conclusion of the delay timer's countdown sequence.


CAT871, CAT872 will not generate a reset pulse at power-up.

#### **Delay Timer Testing**

To aid in-circuit testing of the delay timer, a special test function has been included in CAT871, CAT872. This test mode, TOC, allows the delay timer to clock at an accelerated rate. Upon the conclusion of the countdown a standard width reset pulse will be issued and the chip will exit test mode.

To initiate TOC, MR1 $\rightarrow$  0 V and a fast external CLK (typically 1 MHz) is applied on MR2, with the falling edge of the first clock pulse on MR2 delayed with tP from MR1 $\rightarrow$  0 V. CAT871, CAT872 look for 8 sequential pulses to appear on MR2 within 35 µs to confirm TOC is desired. After the rising edge of the 8'th pulse, there will be a delay of 250 µs typical followed by a standard reset pulse at the reset output. This delay is independent of the normal timeout delay setting.

After issuing the reset pulse, CAT871, CAT872 exit TOC mode and returns to normal operation. If at any time during TOC both MR1 and MR2 are HIGH, CAT871, CAT872 will immediately exit TOC mode.



#### **APPLICATION INFORMATION**

#### **Reset Pulse Operation**

When both MR1 and MR2 inputs are kept low, a single reset pulse is generated after the delay  $t_{LOW\_DELAY}$ . Even with both MR1 and MR2 maintained low continuously after that time, no second reset pulse will be generated. The delay timer restarts if either MR1 or MR2 (or both) input transitions from high to low, as shown in the timing diagram in Figure 13.

#### System with Two Different Power Supply Voltages

The reset generator can be used in a system where the supply VDD is different than the MR1, MR2 input logic. Figure 14 shows an application schematic where the microcontroller uses a supply VBAT (3.6 V) that is higher

than the VDD rail (1.8 V). MR1 and MR2 inputs are activated here by two separate switches connected to GND and pulling the inputs low when pressed. The Schottky diode provides the supply isolation needed between the CAT871/CAT872 (VDD) and the microcontroller (VBAT).

### Operation with Low VDD Voltage and Brownout Condition

The CAT871, CAT872 reset generators require a minimum supply voltage VDD of 1.65 V to guarantee the normal operation within the specification. To prevent small VDD supply glitch, a small ceramic capacitor can be added between the VDD pin and GND.






Figure 13. Reset Timing Diagram





#### PACKAGE DIMENSIONS


ULLGA6, 1.45x1.0, 0.5P CASE 613AF-01 ISSUE A



- NOTES:
   DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
   DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
   A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PLATED TERMINAL FROM THE EDGE OF THE PLATED TERMINAL I OWED.

PACKAGE IS ALLOWED.				
	MILLIM	ETERS		
DIM	MIN	MAX		
Α		0.40		
A1	0.00	0.05		
b	0.15	0.25		
D	1.45	1.45 BSC		
Е	1.00	1.00 BSC		
е	0.50 BSC			
L	0.25	0.35		
L1	0.30	0.40		





DIMENSIONS: MILLIMETERS


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



**MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS** 

ULLGA6, 1.45x1.0, 0.5P CASE 613AF **ISSUE A** 

DATE 06 FEB 2008




**BOTTOM VIEW** 

NOTES:

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION & APPLIES TO PLATED TERMINAL
- AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
- A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE 4. PACKAGE IS ALLOWED.

	MILLIMETERS				
DIM	MIN	MAX			
Α		0.40			
A1	0.00	0.05			
b	0.15	0.25			
D	1.45	BSC			
Е	1.00	BSC			
е	0.50	BSC			
L	0.25	0.35			
L1	0.30	0.40			

#### MOUNTING FOOTPRINT SOLDERMASK DEFINED\*



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON24011D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	ULLGA6, 1.45X1.0, 0.5P		PAGE 1 OF 1

0.10 C A B

C NOTE 3

0.05

Φ

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



### **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

CURALITY MANAGEMENT SYSTEM CERTIFICATE DIG ELECTONICS for LINTED DIG ELECTONICS for LINTED CONTROL OF LINE CONTROL OF LINE MARKED BY AND			
NO BO Inferent elementaria empresata	Series of the Series companies	100 Million of a Carlow Companyor	<ul> <li>A # 4 # # ≤ 0 = A # = A ± 0 ± 0 # A = A</li> </ul>
With the second seco	Hand and an	Hand and an	Martin Uhara R. <u>Jereza</u> <u>Jereza</u> <u>Jereza</u> <u>Jereza</u> <u>Jereza</u> <u>Jereza</u> <u>Jereza</u> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> <del>Jereza</del> </del>





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.