

# **MC100LVEL11DG Datasheet**

www.digi-electronics.com



DiGi Electronics Part Number	MC100LVEL11DG-DG
Manufacturer	onsemi
Manufacturer Product Number	MC100LVEL11DG
Description	IC CLK BUFFER 1:2 1GHZ 8SOIC
Detailed Description	Clock Fanout Buffer (Distribution) IC 1:2 1 GHz 8-SO IC (0.154", 3.90mm Width)

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
MC100LVEL11DG	onsemi
Series:	Product Status:
100LVEL	Active
Туре:	Number of Circuits:
Fanout Buffer (Distribution)	1
Ratio - Input:Output:	Differential - Input:Output:
1:2	Yes/Yes
Input:	Output:
ECL, PECL	ECL, PECL
Frequency - Max:	Voltage - Supply:
1 GHz	3V ~ 3.8V
Operating Temperature:	Mounting Type:
-40°C ~ 85°C	Surface Mount
Package / Case:	Supplier Device Package:
8-SOIC (0.154", 3.90mm Width)	8-SOIC
Base Product Number:	
MC100	

# **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	

# onsemi

# 3.3V ECL 1:2 Differential Fanout Buffer MC100LVEL11

#### Description

The MC100LVEL11 is a differential 1:2 fanout buffer. The device is functionally similar to the E111 device but with higher performance capabilities. Having within-device skews and output transition times significantly improved over the E111, the LVEL11 is ideally suited for those applications which require the ultimate in AC performance.

The differential inputs of the LVEL11 employ clamping circuitry to maintain stability under open input conditions. If the inputs are left open (pulled to  $V_{EE}$ ) the Q outputs will go LOW.

#### Features

- 330 ps Propagation Delay
- 5 ps Skew Between Outputs
- High Bandwidth Output Transitions
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 3.8 V with  $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range:  $V_{CC} = 0 V$ with  $V_{EE} = -3.0 V$  to -3.8 V
- Internal Input Pulldown Resistors on D, Pullup and Pulldown Resistors on D
- + Q Output will Default LOW with Inputs Open or at  $\mathrm{V}_{\mathrm{EE}}$
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Logic Diagram and Pinout Assignment





DATA SHEET

www.onsemi.com

SOIC-8 D SUFFIX CASE 751


DFN8 MN SUFFIX CASE 506AA



TSSOP-8

DT SUFFIX

**CASE 948R** 



- A = Assembly Location
- L = Wafer Lot

Y = Year

- W = Work Week M = Date Code
- = Pb–Free Package

(Note: Microdot may be in either location) \*For additional marking information, refer to Application Note <u>AND8002/D</u>.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC100LVEL11DG	SOIC-8 (Pb-Free)	98 Units/Tube
MC100LVEL11DR2G	SOIC-8 (Pb-Free)	2500/Tape & Reel
MC100LVEL11DTG	TSSOP-8 (Pb-Free)	100 Units/Tube
MC100LVEL11DTR2G	TSSOP-8 (Pb-Free)	2500/Tape & Reel
MC100LVEL11MNR4G	DFN8 (Pb-Free)	1000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

### MC100LVEL11

#### **Table 1. PIN DESCRIPTION**

Pin	Function
Q0, <u>Q0;</u> Q1, <u>Q1</u>	ECL Data Outputs
D, D	ECL Data Inputs
V <sub>CC</sub>	Positive Supply
V <sub>EE</sub>	Negative Supply
EP	(DFN8 only) Thermal exposed pad must be connected to a suffi- cient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open.

#### Table 2. ATTRIBUTES

Characterist	ics	Value				
Internal Input Pulldown Resistor	75 kΩ					
Internal Input Pullup Resistor	75 kΩ					
ESD Protection	> 4 KV > 400 V > 2 kV					
Moisture Sensitivity, Indefinite Time O	Level 1 Level 3 Level 1					
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in				
Transistor Count	63					
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test						

1. For additional information, see Application Note AND8003/D.

#### **Table 3. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8 to 0	V
$V_{EE}$	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		–8 to 0	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 to 0 -6 to 0	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
T <sub>A</sub>	Operating Temperature Range			-40 to +95	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lpfm 500 lpfm	SOIC-8 SOIC-8	190 130	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8	41 to 44 ± 5%	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lpfm 500 lpfm	TSSOP-8 TSSOP-8	185 140	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44 ± 5%	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN8 DFN8	129 84	°C/W °C/W
T <sub>sol</sub>	Wave Solder Pb-Free	<2 to 3 sec @ 260°C		265	°C
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	(Note 2)	DFN8	35 to 40	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 2. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

### MC100LVEL11

		-40°C			25°C			95°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
I <sub>EE</sub>	Power Supply Current		24	28		24	28		25	30	mA	
V <sub>OH</sub>	Output HIGH Voltage (Note 4)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV	
V <sub>OL</sub>	Output LOW Voltage (Note 4)	1470	1605	1745	1490	1595	1680	1490	1595	1680	mV	
VIH	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV	
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1490		1825	1490		1825	1490		1825	mV	
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 8) $ \begin{array}{c} V_{pp} < 500 \mbox{ mV} \\ V_{pp} \geqq 500 \mbox{ mV} \end{array} $	1.2 1.4		3.1 3.1	1.1 1.3		3.1 3.1	1.1 1.3		3.1 3.1	v v	
I <sub>IH</sub>	Input HIGH Current D			150	1.0		150	1.0		150	μA	
IIL					0.5 -600			0.5 -600			μA μA	

#### Table 4. LVPECL DC CHARACTERISTICS V<sub>CC</sub> = 3.3 V; V<sub>EF</sub> = 0.0 V (Note 3)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

3. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary ±0.3 V. 4. Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2.0 V.

5. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>PP</sub>min and 1.0 V.

#### Table 5. LVNECL DC CHARACTERISTICS $V_{CC} = 0.0 \text{ V}; V_{EE} = -3.3 \text{ V}$ (Note 6)

			<b>−40°C</b>			25°C			95°C		
Symbol	Characteristic		Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		24	28		24	28		25	30	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 7)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV
V <sub>OL</sub>	Output LOW Voltage (Note 7)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) Input LOW Voltage (Single-Ended)			-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>				-1475	-1810		-1475	-1810		-1475	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 8) $V_{pp} < 500 \text{ mV}$ $V_{pp} \ge 500 \text{ mV}$	-2.1 -1.9		-0.2 -0.2	-2.2 -2.0		-0.2 -0.2	-2.2 -2.0		-0.2 -0.2	v v
I <sub>IH</sub>	Input HIGH Current Input LOW Current D D			150			150			150	μA
IIL					0.5 -600			0.5 -600			μΑ μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

6. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary  $\pm$ 0.3 V.

7. Outputs are terminated through a 50  $\Omega$  resistor to V<sub>CC</sub> – 2.0 V. 8. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between Vppmin and 1.0 V.

### MC100LVEL11

Table 6. AC CHARACTERISTICS $V_{CC} = 3.3 \text{ V}; V_{EE} = 0.0 \text{ V}$	V or V <sub>CC</sub> = 0.0 V; V <sub>EE</sub> = −3.3 V (Note 9)
--	---

			<b>−40°C</b>			25°C			95°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency					1.0					GHz
t <sub>PLH</sub> Propagation Delay to Output t <sub>PHL</sub>		235		385	255	330	405	285		435	ps
t <sub>SKEW</sub>	Within-Device Skew (Note 10) Device-to-Device (Note 11) Duty Cycle Skew (Note 12)		5 10	20 150 20		5 10	20 150 20		5 10	20 150 20	ps
t <sub>JITTER</sub>	Random Clock Jitter (RMS)					0.6					ps
V <sub>PP</sub>	Input Swing (Note 13)	200		1000	200		1000	200		1000	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% – 80%)	120		320	120	220	320	120		320	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

9.  $V_{EE}$  can vary ±0.3 V.

10. Within-device skew defined as identical transitions on similar paths through a device.

11. Device-to-device skew for identical transitions at identical  $\dot{V_{CC}}$  levels.

 Duty cycle skew is the difference between a t<sub>PLH</sub> and t<sub>PHL</sub> propagation delay through a device.
 V<sub>PP</sub>(min) is the minimum input swing for which AC parameters guaranteed. The device will function properly with input swings below 200 mV, however, AC delays may move outside of the specified range. The device has a DC gain of ~40.




Figure 2. Output Swing versus Frequency

#### **Resource Reference of Application Notes**


AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

ECLinPS is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

# onsemi

## MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS



DOCUMENT NUMBER:	98AON18658D Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8, 2.0X2.0, 0.5MM PITCH		PAGE 1 OF 1
the right to make changes without furth	er notice to any products herein. onsemi mak	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc	oducts for any particular


special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2016



## MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Printed versions are uncontrolled except when stamped "CONTROLLED to the stamped "CONTROLLED to the stamped statement of the stamped statement of the s	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2
	ulus of Consistent durates Companyate Industries		
the right to make changes without furth purpose, nor does <b>onsemi</b> assume a	ner notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsem</b> ior its subsidiaries in the United States and/or other cour as no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	oducts for any particular

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5. 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1
STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd
STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1
STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON
STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1
STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. V MON 6. VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

7.

8

COLLECTOR, #1

COLLECTOR, #1



PLANE

MECHANICAL CASE OUTLINE

NOTES:

4.

5.

-W-

(0.006) PER SIDE.

PER SIDE.


PACKAGE DIMENSIONS




TSSOP-8 3.00x3.00x0.95 CASE 948R-02 ISSUE A

DETAIL E

DATE 07 APR 2000





TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.

 DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH. OR GATE BURRS SHALL NOT EXCEED 0.15 (4000) DEF 0105

UNUE OF THE SIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010)

DOCUMENT NUMBER:	98AON00236D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-8 3.00x3.00x0.95		PAGE 1 OF 1

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specification by customer's technical experts. onsemi does not curve any license under any of its intellectual property rights on the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, cost

#### ADDITIONAL INFORMATION

#### TECHNICAL PUBLICATIONS:

Technical Library: <u>www.onsemi.com/design/resources/technical-documentation</u> onsemi Website: www.onsemi.com ONLINE SUPPORT: www.onsemi.com/support For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



## **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

	<section-header></section-header>	<section-header><section-header></section-header></section-header>	
Image: State	Here and the second sec	Hand and a set of the	





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.