


# MC100LVEL32DTR2G Datasheet



<https://www.DiGi-Electronics.com>

DiGi Electronics Part Number	MC100LVEL32DTR2G-DG
Manufacturer	<a href="#">onsemi</a>
Manufacturer Product Number	MC100LVEL32DTR2G
Description	IC DIVIDER BY 2 1-BIT 8TSSOP
Detailed Description	Counter IC Divide-by-2 1 Element 1 Bit Positive, Negative 8-TSSOP



Tel: +00 852-30501935

RFQ Email: [Info@DiGi-Electronics.com](mailto:Info@DiGi-Electronics.com)

DiGi is a global authorized distributor of electronic components.

## Purchase and inquiry

Manufacturer Product Number:

MC100LVEL32DTR2G

Series:

100LVEL

Logic Type:

Divide-by-2

Number of Elements:

1

Reset:

Asynchronous

Count Rate:

2.6 GHz

Voltage - Supply:

3 V ~ 3.8 V

Mounting Type:

Surface Mount

Supplier Device Package:

8-TSSOP

Manufacturer:

onsemi

Product Status:

Active

Direction:

-

Number of Bits per Element:

1

Timing:

-

Trigger Type:

Positive, Negative

Operating Temperature:

-40°C ~ 85°C

Package / Case:

8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Base Product Number:

MC100LVEL32

## Environmental & Export classification

RoHS Status:

ROHS3 Compliant

REACH Status:

REACH Unaffected

HTSUS:

8542.39.0001

Moisture Sensitivity Level (MSL):

3 (168 Hours)

ECCN:

EAR99

## 3.3 V ECL ÷2 Divider

# MC100LVEL32

### Description

The MC100LVEL32 is an integrated ÷2 divider. The LVEL32 is functionally identical to the EL32, but operates from a 3.3 V supply.

The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flop will attain a random state; the reset allows for the synchronization of multiple LVEL32's in a system.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

### Features

- 510 ps Propagation Delay
- 2.6 GHz Typical Maximum Frequency
- ESD Protection:
  - ◆ > 4 KV Human Body Model
  - ◆ > 200 V Machine Model
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range:  
 $V_{CC} = 3.0 \text{ V to } 3.8 \text{ V}$  with  $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range:  
 $V_{CC} = 0 \text{ V}$  with  $V_{EE} = -3.0 \text{ V to } -3.8 \text{ V}$
- Internal Input Pulldown Resistors
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity:
  - ◆ Level 1 for SOIC-8
  - ◆ Level 3 for TSSOP-8
  - ◆ For Additional Information, see Application Note [AND8003/D](#)
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 111 Devices
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant




SOIC-8 NB  
D SUFFIX  
CASE 751-07




TSSOP-8  
DT SUFFIX  
CASE 948R-02

### MARKING DIAGRAMS\*



SOIC-8 NB



TSSOP-8

- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package


(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note [AND8002/D](#).

### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
MC100LVEL32DG	SOIC-8 NB (Pb-Free)	98 Units / Tube
MC100LVEL32DR2G	SOIC-8 NB (Pb-Free)	2500 / Tape & Reel
MC100LVEL32DTG	TSSOP-8 (Pb-Free)	100 Units / Tube
MC100LVEL32DTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

**MC100LVEL32****Figure 1. Logic Diagram and Pinout Assessment****Table 1. PIN DESCRIPTION**

Pin	Function
CLK*, $\overline{\text{CLK}}^{**}$	ECL Differential Clock Inputs
Q, $\overline{\text{Q}}$	ECL Differential Data $\div 2$ Outputs
Reset*	ECL Asynch Reset
$V_{\text{BB}}$	Reference Voltage Output
$V_{\text{CC}}$	Positive Supply
$V_{\text{EE}}$	Negative Supply

\*Pin will default low when left open, per internal 75 K pull-down to  $V_{\text{EE}}$ .

\*\* Pin will default to  $V_{\text{CC}}/2$  when left open per internal 75 K $\Omega$  pull-down to  $V_{\text{EE}}$  and 75 K $\Omega$  pull-up to  $V_{\text{CC}}$ .

**Table 2. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
$V_{\text{CC}}$	PECL Mode Power Supply	$V_{\text{EE}} = 0 \text{ V}$		8 to 0	V
$V_{\text{EE}}$	NECL Mode Power Supply	$V_{\text{CC}} = 0 \text{ V}$		-8 to 0	V
$V_{\text{I}}$	PECL Mode Input Voltage NECL Mode Input Voltage	$V_{\text{EE}} = 0 \text{ V}$ $V_{\text{CC}} = 0 \text{ V}$	$V_{\text{I}} \leq V_{\text{CC}}$ $V_{\text{I}} \geq V_{\text{EE}}$	6 to 0 -6 to 0	V
$V_{\text{I}}$	PECL Mode Input Voltage NECL Mode Input Voltage	$V_{\text{EE}} = 0 \text{ V}$ $V_{\text{CC}} = 0 \text{ V}$	$V_{\text{I}} \leq V_{\text{CC}}$ $V_{\text{I}} \geq V_{\text{EE}}$	6 to 0 -6 to 0	V
$I_{\text{out}}$	Output Current	Continuous Surge		50 100	mA
$I_{\text{BB}}$	$V_{\text{BB}}$ Sink/Source			$\pm 0.5$	mA
$T_{\text{A}}$	Operating Temperature Range			-40 to +85	$^{\circ}\text{C}$
$T_{\text{stg}}$	Storage Temperature Range			-65 to +150	$^{\circ}\text{C}$
$\theta_{\text{JA}}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 NB SOIC-8 NB	190 130	$^{\circ}\text{C}/\text{W}$
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8 NB	41 to 44 $\pm 5\%$	$^{\circ}\text{C}/\text{W}$
$\theta_{\text{JA}}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8 TSSOP-8	185 140	$^{\circ}\text{C}/\text{W}$
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44 $\pm 5\%$	$^{\circ}\text{C}/\text{W}$
$T_{\text{sol}}$	Wave Solder (Pb-Free)	< 2 to 3 sec @ 260 $^{\circ}\text{C}$		265	$^{\circ}\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

**MC100LVEL32****Table 3. LVPECL DC CHARACTERISTICS** ( $V_{CC} = 3.3\text{ V}$ ;  $V_{EE} = 0.0\text{ V}$  (Note 1))

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current		29	35		29	35		31	36	mA
$V_{OH}$	Output HIGH Voltage (Note 2)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV
$V_{OL}$	Output LOW Voltage (Note 2)	1470	1605	1745	1490	1595	1680	1490	1595	1680	mV
$V_{IH}$	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
$V_{IL}$	Input LOW Voltage (Single-Ended)	1490		1825	1490		1825	1490		1825	mV
$V_{BB}$	Output Voltage Reference	1.92		2.04	1.92		2.04	1.92		2.04	V
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) $V_{PP} < 500\text{ mV}$ $V_{PP} \geq 500\text{ mV}$	1.2 1.4		3.1 3.1	1.1 1.3		3.1 3.1	1.1 1.3		3.1 3.1	V
$I_{IH}$	Input HIGH Current			150			150			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current CLK $\overline{\text{CLK}}$	0.5 -600			0.5 -600			0.5 -600			$\mu\text{A}$

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lpm.

1. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary  $\pm 0.3\text{ V}$ .
2. Outputs are terminated through a  $50\ \Omega$  resistor to  $V_{CC} - 2.0\text{ V}$ .
3.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between  $V_{ppmin}$  and 1 V.

**Table 4. LVNECL DC CHARACTERISTICS** ( $V_{CC} = 0.0\text{ V}$ ;  $V_{EE} = -3.3\text{ V}$  (Note 1))

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current		29	35		29	35		31	36	mA
$V_{OH}$	Output HIGH Voltage (Note 2)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV
$V_{OL}$	Output LOW Voltage (Note 2)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV
$V_{IH}$	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
$V_{IL}$	Input LOW Voltage (Single-Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
$V_{BB}$	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) $V_{PP} < 500\text{ mV}$ $V_{PP} \geq 500\text{ mV}$	-2.1 -1.9		-0.2 -0.2	-2.1 -1.9		-0.2 -0.2	-2.1 -1.9		-0.2 -0.2	V
$I_{IH}$	Input HIGH Current			150			150			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current CLK $\overline{\text{CLK}}$	0.5 -600			0.5 -600			0.5 -600			$\mu\text{A}$

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lpm.



1. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary  $\pm 0.3\text{ V}$ .
2. Outputs are terminated through a  $50\ \Omega$  resistor to  $V_{CC} - 2.0\text{ V}$ .
3.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between  $V_{ppmin}$  and 1 V.

**MC100LVEL32****Table 5. AC CHARACTERISTICS** ( $V_{CC} = 3.3\text{ V}$ ;  $V_{EE} = 0.0\text{ V}$  or  $V_{CC} = 0.0\text{ V}$ ;  $V_{EE} = -3.3\text{ V}$  (Note 1))

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{\max}$	Maximum Toggle Frequency	2.2	2.5		2.4	2.6		2.6	2.8		GHz
$t_{PLH}$ $t_{PHL}$	Propagation Delay CLK to Q (Differential) CLK to Q (Single-Ended) Reset to Q	350 300 440	500 500 555	530 580 640	370 320 450	510 510 540	550 600 650	410 360 480	540 540 580	590 640 680	ps
$t_{RR}$	Reset Recovery	175	50		175	50		175	50		ps
$t_{PW}$	Minimum Pulse Width Reset	500	300		500	300		500	300		ps
$t_{JITTER}$	Random Clock Jitter (RMS)		2.0			2.0			2.0		ps
$V_{PP}$	Input Swing (Differential Swing) (Note 2)	150		1000	150		1000	150		1000	mV
$t_r$ $t_f$	Output Rise / Fall Times Q (20%–80%)	120	225	320	120	225	320	120	225	320	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm.

- $V_{EE}$  can vary  $\pm 0.3\text{ V}$ .
- $V_{PP}(\text{min})$  is input swing measured single-ended on each input in differential configuration.

**Figure 1. Timing Diagram**

**Figure 2. Typical Termination for Output Driver and Device Evaluation**  
(See Application Note [AND8020/D](#) – Termination of ECL Logic Devices)


**MC100LVEL32****Resource Reference of Application Notes**

- AN1405/D** – ECL Clock Distribution Techniques
- AN1406/D** – Designing with PECL (ECL at +5.0 V)
- AN1503/D** – ECLinPS I/O SPICE Modeling Kit
- AN1504/D** – Metastability and the ECLinPS Family
- AN1568/D** – Interfacing Between LVDS and ECL
- AN1672/D** – The ECL Translator Guide
- AND8001/D** – Odd Number Counters Design
- AND8002/D** – Marking and Date Codes
- AND8020/D** – Termination of ECL Logic Devices
- AND8066/D** – Interfacing with ECLinPS
- AND8090/D** – AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.




**MECHANICAL CASE OUTLINE  
PACKAGE DIMENSIONS**



SCALE 1:1

**SOIC-8 NB**  
CASE 751-07  
ISSUE AK

DATE 16 FEB 2011



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

**SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code  
 A = Assembly Location  
 L = Wafer Lot  
 Y = Year  
 W = Work Week  
 ■ = Pb-Free Package

XXXXXX = Specific Device Code  
 A = Assembly Location  
 Y = Year  
 WW = Work Week  
 ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

**STYLES ON PAGE 2**

<b>DOCUMENT NUMBER:</b>	<b>98ASB42564B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOIC-8 NB</b>	<b>PAGE 1 OF 2</b>

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



**SOIC-8 NB**  
**CASE 751-07**  
**ISSUE AK**

DATE 16 FEB 2011

- STYLE 1:  
 PIN 1. EMITTER  
 2. COLLECTOR  
 3. COLLECTOR  
 4. EMITTER  
 5. EMITTER  
 6. BASE  
 7. BASE  
 8. EMITTER
- STYLE 2:  
 PIN 1. COLLECTOR, DIE, #1  
 2. COLLECTOR, #1  
 3. COLLECTOR, #2  
 4. COLLECTOR, #2  
 5. BASE, #2  
 6. EMITTER, #2  
 7. BASE, #1  
 8. EMITTER, #1
- STYLE 3:  
 PIN 1. DRAIN, DIE #1  
 2. DRAIN, #1  
 3. DRAIN, #2  
 4. DRAIN, #2  
 5. GATE, #2  
 6. SOURCE, #2  
 7. GATE, #1  
 8. SOURCE, #1
- STYLE 4:  
 PIN 1. ANODE  
 2. ANODE  
 3. ANODE  
 4. ANODE  
 5. ANODE  
 6. ANODE  
 7. ANODE  
 8. COMMON CATHODE
- STYLE 5:  
 PIN 1. DRAIN  
 2. DRAIN  
 3. DRAIN  
 4. DRAIN  
 5. GATE  
 6. GATE  
 7. SOURCE  
 8. SOURCE
- STYLE 6:  
 PIN 1. SOURCE  
 2. DRAIN  
 3. DRAIN  
 4. SOURCE  
 5. SOURCE  
 6. GATE  
 7. GATE  
 8. SOURCE
- STYLE 7:  
 PIN 1. INPUT  
 2. EXTERNAL BYPASS  
 3. THIRD STAGE SOURCE  
 4. GROUND  
 5. DRAIN  
 6. GATE 3  
 7. SECOND STAGE Vd  
 8. FIRST STAGE Vd
- STYLE 8:  
 PIN 1. COLLECTOR, DIE #1  
 2. BASE, #1  
 3. BASE, #2  
 4. COLLECTOR, #2  
 5. COLLECTOR, #2  
 6. EMITTER, #2  
 7. EMITTER, #1  
 8. COLLECTOR, #1
- STYLE 9:  
 PIN 1. EMITTER, COMMON  
 2. COLLECTOR, DIE #1  
 3. COLLECTOR, DIE #2  
 4. EMITTER, COMMON  
 5. EMITTER, COMMON  
 6. BASE, DIE #2  
 7. BASE, DIE #1  
 8. EMITTER, COMMON
- STYLE 10:  
 PIN 1. GROUND  
 2. BIAS 1  
 3. OUTPUT  
 4. GROUND  
 5. GROUND  
 6. BIAS 2  
 7. INPUT  
 8. GROUND
- STYLE 11:  
 PIN 1. SOURCE 1  
 2. GATE 1  
 3. SOURCE 2  
 4. GATE 2  
 5. DRAIN 2  
 6. DRAIN 2  
 7. DRAIN 1  
 8. DRAIN 1
- STYLE 12:  
 PIN 1. SOURCE  
 2. SOURCE  
 3. SOURCE  
 4. GATE  
 5. DRAIN  
 6. DRAIN  
 7. DRAIN  
 8. DRAIN
- STYLE 13:  
 PIN 1. N.C.  
 2. SOURCE  
 3. SOURCE  
 4. GATE  
 5. DRAIN  
 6. DRAIN  
 7. DRAIN  
 8. DRAIN
- STYLE 14:  
 PIN 1. N-SOURCE  
 2. N-GATE  
 3. P-SOURCE  
 4. P-GATE  
 5. P-DRAIN  
 6. P-DRAIN  
 7. N-DRAIN  
 8. N-DRAIN
- STYLE 15:  
 PIN 1. ANODE 1  
 2. ANODE 1  
 3. ANODE 1  
 4. ANODE 1  
 5. CATHODE, COMMON  
 6. CATHODE, COMMON  
 7. CATHODE, COMMON  
 8. CATHODE, COMMON
- STYLE 16:  
 PIN 1. EMITTER, DIE #1  
 2. BASE, DIE #1  
 3. EMITTER, DIE #2  
 4. BASE, DIE #2  
 5. COLLECTOR, DIE #2  
 6. COLLECTOR, DIE #2  
 7. COLLECTOR, DIE #1  
 8. COLLECTOR, DIE #1
- STYLE 17:  
 PIN 1. VCC  
 2. V2OUT  
 3. V1OUT  
 4. TXE  
 5. RXE  
 6. VEE  
 7. GND  
 8. ACC
- STYLE 18:  
 PIN 1. ANODE  
 2. ANODE  
 3. SOURCE  
 4. GATE  
 5. DRAIN  
 6. DRAIN  
 7. CATHODE  
 8. CATHODE
- STYLE 19:  
 PIN 1. SOURCE 1  
 2. GATE 1  
 3. SOURCE 2  
 4. GATE 2  
 5. DRAIN 2  
 6. MIRROR 2  
 7. DRAIN 1  
 8. MIRROR 1
- STYLE 20:  
 PIN 1. SOURCE (N)  
 2. GATE (N)  
 3. SOURCE (P)  
 4. GATE (P)  
 5. DRAIN  
 6. DRAIN  
 7. DRAIN  
 8. DRAIN
- STYLE 21:  
 PIN 1. CATHODE 1  
 2. CATHODE 2  
 3. CATHODE 3  
 4. CATHODE 4  
 5. CATHODE 5  
 6. COMMON ANODE  
 7. COMMON ANODE  
 8. CATHODE 6
- STYLE 22:  
 PIN 1. I/O LINE 1  
 2. COMMON CATHODE/VCC  
 3. COMMON CATHODE/VCC  
 4. I/O LINE 3  
 5. COMMON ANODE/GND  
 6. I/O LINE 4  
 7. I/O LINE 5  
 8. COMMON ANODE/GND
- STYLE 23:  
 PIN 1. LINE 1 IN  
 2. COMMON ANODE/GND  
 3. COMMON ANODE/GND  
 4. LINE 2 IN  
 5. LINE 2 OUT  
 6. COMMON ANODE/GND  
 7. COMMON ANODE/GND  
 8. LINE 1 OUT
- STYLE 24:  
 PIN 1. BASE  
 2. EMITTER  
 3. COLLECTOR/ANODE  
 4. COLLECTOR/ANODE  
 5. CATHODE  
 6. CATHODE  
 7. COLLECTOR/ANODE  
 8. COLLECTOR/ANODE
- STYLE 25:  
 PIN 1. VIN  
 2. N/C  
 3. REXT  
 4. GND  
 5. IOUT  
 6. IOUT  
 7. IOUT  
 8. IOUT
- STYLE 26:  
 PIN 1. GND  
 2. dv/dt  
 3. ENABLE  
 4. ILIMIT  
 5. SOURCE  
 6. SOURCE  
 7. SOURCE  
 8. VCC
- STYLE 27:  
 PIN 1. ILIMIT  
 2. OVLO  
 3. UVLO  
 4. INPUT+  
 5. SOURCE  
 6. SOURCE  
 7. SOURCE  
 8. DRAIN
- STYLE 28:  
 PIN 1. SW\_TO\_GND  
 2. DASIC OFF  
 3. DASIC\_SW\_DET  
 4. GND  
 5. V\_MON  
 6. VBULK  
 7. VBULK  
 8. VIN
- STYLE 29:  
 PIN 1. BASE, DIE #1  
 2. EMITTER, #1  
 3. BASE, #2  
 4. EMITTER, #2  
 5. COLLECTOR, #2  
 6. COLLECTOR, #2  
 7. COLLECTOR, #1  
 8. COLLECTOR, #1
- STYLE 30:  
 PIN 1. DRAIN 1  
 2. DRAIN 1  
 3. GATE 2  
 4. SOURCE 2  
 5. SOURCE 1/DRAIN 2  
 6. SOURCE 1/DRAIN 2  
 7. SOURCE 1/DRAIN 2  
 8. GATE 1

<b>DOCUMENT NUMBER:</b>	<b>98ASB42564B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOIC-8 NB</b>	<b>PAGE 2 OF 2</b>

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.




**MECHANICAL CASE OUTLINE  
PACKAGE DIMENSIONS**



SCALE 2:1

**TSSOP-8 3.00x3.00x0.95**  
CASE 948R-02  
ISSUE A

DATE 07 APR 2000



**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.114	0.122
B	2.90	3.10	0.114	0.122
C	0.80	1.10	0.031	0.043
D	0.05	0.15	0.002	0.006
F	0.40	0.70	0.016	0.028
G	0.65 BSC		0.026 BSC	
K	0.25	0.40	0.010	0.016
L	4.90 BSC		0.193 BSC	
M	0°	6°	0°	6°

<b>DOCUMENT NUMBER:</b>	<b>98AON00236D</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>TSSOP-8 3.00x3.00x0.95</b>	<b>PAGE 1 OF 1</b>

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:**

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

**ONLINE SUPPORT:** [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)

## OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we strictly control the quality of products and services. Welcome your RFQ to

Email: [Info@DiGi-Electronics.com](mailto:Info@DiGi-Electronics.com)



Tel: +00 852-30501935

RFQ Email: [Info@DiGi-Electronics.com](mailto:Info@DiGi-Electronics.com)

DiGi is a global authorized distributor of electronic components.