

# MC100LVEP11DR2G Datasheet

www.digi-electronics.com



| DiGi Electronics Part Number | MC100LVEP11DR2G-DG  |
|------------------------------|---|
| Manufacturer                 | onsemi  |
| Manufacturer Product Number  | MC100LVEP11DR2G   |
| Description                  | IC CLK BUFFER 1:2 3GHZ 8SOIC  |
| Detailed Description         | Clock Fanout Buffer (Distribution) IC 1:2 3 GHz 8-SO<br>IC (0.154", 3.90mm Width) |
|                              |   |

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



## Purchase and inquiry

| Manufacturer Product Number:  | Manufacturer:                |
|-------------------------------|------------------------------|
| MC100LVEP11DR2G               | onsemi                       |
| Series:                       | Product Status:              |
| 100LVEP                       | Active                       |
| Туре:                         | Number of Circuits:          |
| Fanout Buffer (Distribution)  | 1                            |
| Ratio - Input:Output:         | Differential - Input:Output: |
| 1:2                           | Yes/Yes                      |
| Input:                        | Output:                      |
| CML, LVDS, PECL               | ECL, PECL                    |
| Frequency - Max:              | Voltage - Supply:            |
| 3 GHz                         | 2.375V ~ 3.8V                |
| Operating Temperature:        | Mounting Type:               |
| -40°C ~ 85°C                  | Surface Mount                |
| Package / Case:               | Supplier Device Package:     |
| 8-SOIC (0.154", 3.90mm Width) | 8-SOIC                       |
| Base Product Number:          |                              |
| MC100                         |                              |

## **Environmental & Export classification**

| RoHS Status:     | Moisture Sensitivity Level (MSL): |
|------------------|-----------------------------------|
| ROHS3 Compliant  | 1 (Unlimited)                     |
| REACH Status:    | ECCN:                             |
| REACH Unaffected | EAR99                             |
| HTSUS:           |                                   |
| 8542.39.0001     |                                   |

# **NSEM**I.

## 2.5 V/3.3 V ECL 1:2 **Differential Fanout Buffer** MC10LVEP11, MC100LVEP11

#### Description

The MC10/100LVEP11 is a differential 1:2 fanout buffer. The device is pin and functionally equivalent to the EP11 device. With AC performance the same as the EP11 device, the LVEP11 is ideal for applications requiring lower voltage. Single-ended CLK input operation is limited to a  $V_{CC} \ge 3.0$  V in PECL mode, or  $V_{EE} \le$ -3.0 V in NECL mode.

The 100 Series contains temperature compensation.

#### Features


- 240 ps Typical Propagation Delay
- Maximum Frequency > 3.0 GHz Typical
- PECL Mode Operating Range:
  - $V_{CC} = 2.375$  V to 3.8 V with  $V_{EE} = 0$  V
- NECL Mode Operating Range:
- $V_{CC} = 0$  V with  $V_{EE} = -2.375$  V to -3.8 V
- Open Input Default State
- Q Output Will Default LOW with Inputs Open or at V<sub>EE</sub>
- LVDS Input Compatible
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant





SOIC-8 NB D SUFFIX CASE 751-07

TSSOP-8 DFN<sub>-8</sub> DT SUFFIX **MN SUFFIX** CASE CASE 506AA 948R-02




= Assembly Location


(Note: Microdot may be in either location) \*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

| Device           | Package                | Shipping <sup>†</sup> |
|------------------|------------------------|-----------------------|
| MC10LVEP11DR2G   | SOIC-8 NB<br>(Pb-Free) | 2500 /<br>Tape & Reel |
| MC10LVEP11DTG    | TSSOP-8<br>(Pb-Free)   | 100 Units /<br>Tube   |
| MC100LVEP11DG    | SOIC-8 NB<br>(Pb-Free) | 98 Units /<br>Tube    |
| MC100LVEP11DR2G  | SOIC-8 NB<br>(Pb-Free) | 2500 /<br>Tape & Reel |
| MC100LVEP11DTG   | TSSOP-8<br>(Pb-Free)   | 100 Units /<br>Tube   |
| MC100LVEP11DTR2G | TSSOP-8<br>(Pb-Free)   | 2500 /<br>Tape & Reel |
| MC100LVEP11MNR4G | DFN-8<br>(Pb-Free)     | 1000 /<br>Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





#### Table 1. PIN DESCRIPTION

| PIN                           | FUNCTION  |
|-------------------------------|---|
| D*, <u>D</u> **               | ECL Data Inputs   |
| Q0, <u>Q0</u> , Q1, <u>Q1</u> | ECL Data Outputs  |
| V <sub>CC</sub>               | Positive Supply   |
| V <sub>EE</sub>               | Negative Supply   |
| EP                            | (DFN–8 only) Thermal exposed pad<br>must be connected to a sufficient ther-<br>mal conduit. Electrically connect to the<br>most negative supply (GND) or leave<br>unconnected, floating open. |

\*Pins will default to 2/3  $V_{CC}$  when left open. \*\*Pins will default LOW when left open.

#### Table 2. ATTRIBUTES

| Characteristics   | Value                         |
|---|-------------------------------|
| Internal Input Pulldown Resistor  | 75 kΩ                         |
| Internal Input Pullup Resistor  | 37.5 kΩ                       |
| ESD Protection<br>Human Body Model<br>Machine Model<br>Charged Device Model | > 4 kV<br>> 200 V<br>> 2 kV   |
| Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)               | Pb-Free Pkg                   |
| SOIC-8 NB<br>TSSOP-8<br>DFN-8   | Level 1<br>Level 3<br>Level 1 |
| Flammability Rating<br>Oxygen Index: 28 to 34                               | UL 94 V–0 @ 0.125 in          |
| Transistor Count  | 110 Devices                   |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test                      | •                             |

1. For additional information, see Application Note AND8003/D.

#### Table 3. MAXIMUM RATINGS

| Symbol           | Parameter  | Condition 1                                    | Condition 2  | Rating      | Unit |
|------------------|--|--|--|-------------|------|
| V <sub>CC</sub>  | PECL Mode Power Supply                             | V <sub>EE</sub> = 0 V                          |  | 6           | V    |
| $V_{EE}$         | NECL Mode Power Supply                             | V <sub>CC</sub> = 0 V                          |  |             |      |
| VI               | PECL Mode Input Voltage<br>NECL Mode Input Voltage | V <sub>EE</sub> = 0 V<br>V <sub>CC</sub> = 0 V | V <sub>I</sub> ≤[V <sub>CC</sub><br>V <sub>I</sub> ≥[V <sub>EE</sub> | 6<br>-6     | V    |
| I <sub>out</sub> | Output Current                                     | Continuous<br>Surge                            |  | 50<br>100   | mA   |
| T <sub>A</sub>   | Operating Temperature Range                        |  |  | -40 to +85  | °C   |
| T <sub>stg</sub> | Storage Temperature Range                          |  |  | -65 to +150 | °C   |
| $\theta_{JA}$    | Thermal Resistance (Junction-to-Ambient)           | 0 lfpm<br>500 lfpm                             | SOIC-8 NB  | 190<br>130  | °C/W |
| $\theta_{JC}$    | Thermal Resistance (Junction-to-Case)              | Standard Board                                 | SOIC-8 NB  | 41 to 44    | °C/W |
| $\theta_{JA}$    | Thermal Resistance (Junction-to-Ambient)           | 0 lfpm<br>500 lfpm                             | TSSOP-8  | 185<br>140  | °C/W |
| $\theta_{JC}$    | Thermal Resistance (Junction-to-Case)              | Standard Board                                 | TSSOP-8  | 41 to 44    | °C/W |
| $\theta_{JA}$    | Thermal Resistance (Junction-to-Ambient)           | 0 lfpm<br>500 lfpm                             |  |             | °C/W |
| θJC              | Thermal Resistance (Junction-to-Case)              | (Note 1)                                       | DFN-8  | 35 to 40    | °C/W |
| T <sub>sol</sub> | Wave Solder (Pb-Free)                              | <2 to 3 sec @ 260°C                            |  | 265         | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

#### -40°C 25°C 85°C Symbol Characteristic Min Тур Max Min Тур Max Min Тур Max Unit IEE Power Supply Current 25 33 40 29 33 40 32 34 42 mΑ Output HIGH Voltage (Note 2) 1365 1490 1615 1430 1555 1680 1490 1615 1740 mV VOH Output LOW Voltage (Note 2) 565 740 865 630 805 930 690 865 990 mV VOL Input HIGH Voltage Common Mode Range (Differential Configuration) 1.2 2.5 1.2 2.5 1.2 2.5 V VIHCMR (Note 3) Input HIGH Current μA 150 150 150 lιΗ $\mathsf{I}_{\mathsf{IL}}$ Input LOW Current μA 0.5 0.5 0.5 D D -150 -150 -150

#### Table 4. 10LVEP DC CHARACTERISTICS, PECL (V<sub>CC</sub> = 2.5 V, V<sub>EE</sub> = 0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.125 V to -1.3 V.

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Single-Ended input CLK pin operation is limited to V<sub>CC</sub> ≥[3.0 V in PECL mode.

|                 |   |             | -40°C |      |             | 25°C |      |             | 85°C |      |      |
|-----------------|---|-------------|-------|------|-------------|------|------|-------------|------|------|------|
| Symbol          | Characteristic  | Min         | Тур   | Max  | Min         | Тур  | Max  | Min         | Тур  | Max  | Unit |
| I <sub>EE</sub> | Power Supply Current  | 25          | 33    | 40   | 29          | 33   | 40   | 32          | 34   | 42   | mA   |
| V <sub>OH</sub> | Output HIGH Voltage (Note 2)  | 2165        | 2290  | 2415 | 2230        | 2355 | 2480 | 2290        | 2415 | 2540 | mV   |
| V <sub>OL</sub> | Output LOW Voltage (Note 2)   | 1365        | 1540  | 1665 | 1430        | 1605 | 1730 | 1490        | 1665 | 1790 | mV   |
| V <sub>IH</sub> | Input HIGH Voltage (Single-Ended) (Note 3)                                    | 2090        |       | 2415 | 2155        |      | 2480 | 2215        |      | 2540 | mV   |
| V <sub>IL</sub> | Input LOW Voltage (Single-Ended) (Note 3)                                     | 1365        |       | 1690 | 1430        |      | 1755 | 1490        |      | 1815 | mV   |
| VIHCMR          | Input HIGH Voltage Common Mode Range<br>(Differential Configuration) (Note 4) | 1.2         |       | 3.3  | 1.2         |      | 3.3  | 1.2         |      | 3.3  | V    |
| I <sub>IH</sub> | Input HIGH Current  |             |       | 150  |             |      | 150  |             |      | 150  | μA   |
| I <sub>IL</sub> | Input LOW Current<br>D<br>D   | 0.5<br>-150 |       |      | 0.5<br>-150 |      |      | 0.5<br>-150 |      |      | μΑ   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.925 V to -0.5 V.

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

3. Single-Ended input CLK pin operation is limited to V<sub>CC</sub> ≥[3.0 V in PECL mode.

4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

### Table 6. 10LVEP DC CHARACTERISTICS, NECL ( $V_{CC} = 0 V$ , $V_{EE} = -3.8 V$ to -2.375 V (Note 1))

|                    |  |                      | <b>−40°C</b> |       |                      | 25°C  |       |                      | 85°C  |       |      |
|--------------------|--|----------------------|--------------|-------|----------------------|-------|-------|----------------------|-------|-------|------|
| Symbol             | Characteristic   | Min                  | Тур          | Max   | Min                  | Тур   | Max   | Min                  | Тур   | Max   | Unit |
| I <sub>EE</sub>    | Power Supply Current   | 25                   | 33           | 40    | 29                   | 33    | 40    | 32                   | 34    | 42    | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 2)   | -1135                | -1010        | -885  | -1070                | -945  | -820  | -1010                | -885  | -760  | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 2)  | -1935                | -1760        | -1635 | -1870                | -1695 | -1570 | -1810                | -1635 | -1510 | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended)<br>(Note 3)                                    | -1210                |              | -885  | -1145                |       | -820  | -1085                |       | -760  | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended)<br>(Note 3)                                     | -1935                |              | -1610 | -1870                |       | -1545 | -1810                |       | -1485 | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential Configuration)<br>(Note 4) | V <sub>EE</sub> +1.2 |              | 0.0   | V <sub>EE</sub> +1.2 |       | 0.0   | V <sub>EE</sub> +1.2 |       | 0.0   | V    |
| Ι <sub>ΙΗ</sub>    | Input HIGH Current   |                      |              | 150   |                      |       | 150   |                      |       | 150   | μA   |
| Ι <sub>ΙL</sub>    | Input LOW Current<br>D<br>D  | 0.5<br>-150          |              |       | 0.5<br>-150          |       |       | 0.5<br>-150          |       |       | μΑ   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with  $V_{CC}$ .

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

3. Single-Ended input CLK pin operation is limited to  $V_{EE} \leq 3.0$  V in NECL mode.

4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>E</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

|                    |  |             | -40°C | 25°C |             |      |      |             | 85°C |      |      |
|--------------------|--|-------------|-------|------|-------------|------|------|-------------|------|------|------|
| Symbol             | Characteristic   | Min         | Тур   | Max  | Min         | Тур  | Max  | Min         | Тур  | Max  | Unit |
| I <sub>EE</sub>    | Power Supply Current   | 25          | 35    | 42   | 29          | 38   | 46   | 32          | 41   | 50   | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 2)   | 1355        | 1480  | 1605 | 1355        | 1480 | 1605 | 1355        | 1480 | 1605 | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 2)  | 555         | 730   | 900  | 555         | 730  | 900  | 555         | 730  | 900  | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended)  | 1335        |       | 1620 | 1335        |      | 1620 | 1335        |      | 1620 | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended)   | 555         |       | 900  | 555         |      | 900  | 555         |      | 900  | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential Configuration)<br>(Note 3) | 1.2         |       | 2.5  | 1.2         |      | 2.5  | 1.2         |      | 2.5  | V    |
| I <sub>IH</sub>    | Input HIGH Current   |             |       | 150  |             |      | 150  |             |      | 150  | μA   |
| IIL                | Input LOW Current<br>D<br>D  | 0.5<br>-150 |       |      | 0.5<br>-150 |      |      | 0.5<br>-150 |      |      | μΑ   |

#### Table 7. 100LVEP DC CHARACTERISTICS, PECL (V<sub>CC</sub> = 2.5 V, V<sub>EE</sub> = 0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.125 V to -1.3 V.

2. All loading with 50  $\Omega$  to V\_{CC} – 2.0 V.

3. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Single-Ended input CLK pin operation is limited to V<sub>CC</sub> ≥[3.0 V in PECL mode.

#### Table 8. 100LVEP DC CHARACTERISTICS, PECL (V<sub>CC</sub> = 3.3 V, V<sub>EE</sub> = 0 V (Note 1))

|                 |   | <b>−40°C</b> |      |      | 25°C        |      |      | 85°C        |      |      |      |  |
|-----------------|---|--------------|------|------|-------------|------|------|-------------|------|------|------|--|
| Symbol          | Characteristic  | Min          | Тур  | Max  | Min         | Тур  | Max  | Min         | Тур  | Max  | Unit |  |
| I <sub>EE</sub> | Power Supply Current  | 25           | 35   | 42   | 29          | 38   | 46   | 32          | 41   | 50   | mA   |  |
| V <sub>OH</sub> | Output HIGH Voltage (Note 2)  | 2155         | 2280 | 2405 | 2155        | 2280 | 2405 | 2155        | 2280 | 2405 | mV   |  |
| V <sub>OL</sub> | Output LOW Voltage (Note 2)   | 1355         | 1530 | 1700 | 1355        | 1530 | 1700 | 1355        | 1530 | 1700 | mV   |  |
| V <sub>IH</sub> | Input HIGH Voltage (Single-Ended) (Note 3)                                    | 2135         |      | 2420 | 2135        |      | 2420 | 2135        |      | 2420 | mV   |  |
| V <sub>IL</sub> | Input LOW Voltage (Single-Ended) (Note 3)                                     | 1355         |      | 1700 | 1355        |      | 1700 | 1355        |      | 1700 | mV   |  |
| VIHCMR          | Input HIGH Voltage Common Mode Range<br>(Differential Configuration) (Note 4) | 1.2          |      | 3.3  | 1.2         |      | 3.3  | 1.2         |      | 3.3  | V    |  |
| I <sub>IH</sub> | Input HIGH Current  |              |      | 150  |             |      | 150  |             |      | 150  | μA   |  |
| Ι <sub>ΙL</sub> | Input LOW Current<br>D<br>D   | 0.5<br>-150  |      |      | 0.5<br>-150 |      |      | 0.5<br>-150 |      |      | μΑ   |  |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.925 V to -0.5 V.

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

3. Single-Ended input CLK pin operation is limited to  $V_{CC} \ge 3.0$  V in PECL mode.

4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>E</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

#### Table 9. 100LVEP DC CHARACTERISTICS, NECL ( $V_{CC} = 0 V$ ; $V_{EE} = -3.8 V$ to -2.375 V (Note 1))

|                    |  |                 | -40°C |       |                 | 25°C  |       |                 | 85°C  |       |      |
|--------------------|--|-----------------|-------|-------|-----------------|-------|-------|-----------------|-------|-------|------|
| Symbol             | Characteristic   | Min             | Тур   | Max   | Min             | Тур   | Max   | Min             | Тур   | Max   | Unit |
| I <sub>EE</sub>    | Power Supply Current   | 25              | 35    | 42    | 29              | 38    | 46    | 32              | 41    | 50    | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 2)   | -1145           | -1020 | -895  | -1145           | -1020 | -895  | -1145           | -1020 | -895  | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 2)  | -1945           | -1770 | -1600 | -1945           | -1770 | -1600 | -1945           | -1770 | -1600 | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended)<br>(Note 3)                                    | -1165           |       | -880  | -1165           |       | -880  | -1165           |       | -880  | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended)<br>(Note 3)                                     | -1945           | -1425 | -1600 | -1945           | -1425 | -1600 | -1945           | -1425 | -1600 | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential Configuration)<br>(Note 4) | V <sub>EE</sub> | +1.2  | 0.0   | V <sub>EE</sub> | +1.2  | 0.0   | V <sub>EE</sub> | +1.2  | 0.0   | V    |
| I <sub>IH</sub>    | Input HIGH Current   |                 |       | 150   |                 |       | 150   |                 |       | 150   | μA   |
| Ι <sub>ΙL</sub>    | Input LOW Current<br>D<br>D  | 0.5<br>-150     |       |       | 0.5<br>-150     |       |       | 0.5<br>-150     |       |       | μΑ   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary 1:1 with  $V_{CC}$ .

2. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

3. Single-Ended input CLK pin operation is limited to V<sub>EE</sub> ≤ -3.0 V in NECL mode.

4. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

|  |   |             |     | –40°C                                     |                                 |     | 25°C                                      |                                 |     | 85°C                                      |                                 |      |
|--|---|-------------|-----|---|---------------------------------|-----|---|---------------------------------|-----|---|---------------------------------|------|
| Symbol                                 | Characteristic  |             | Min | Тур                                       | Max                             | Min | Тур                                       | Max                             | Min | Тур                                       | Max                             | Unit |
| f <sub>max</sub>                       | Maximum Frequency (Figure 2)  |             |     | 3   |                                 |     | 3   |                                 |     | 3   |                                 | GHz  |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Propagation Delay<br>(Differential Configuration)<br>CLK to Q, Q                                |             | 170 | 230                                       | 300                             | 180 | 240                                       | 310                             | 210 | 270                                       | 360                             | ps   |
| t <sub>SKEW</sub>                      | Within Device Skew<br>Device to Device Skew (Note 2)  | Q, <u>Q</u> |     | 5.0                                       | 20<br>130                       |     | 5.0                                       | 20<br>130                       |     | 5.0                                       | 20<br>150                       | ps   |
| t <sub>JITTER</sub>                    | CLOCK Random Jitter (RMS)<br>@ ≤1.0 GHz<br>@ ≤1.5 GHz<br>@ ≤2.0 GHz<br>@ ≤2.5 GHz<br>@ ≤3.0 GHz |             |     | 0.126<br>0.112<br>0.111<br>0.112<br>0.155 | 0.3<br>0.2<br>0.3<br>0.2<br>0.2 |     | 0.142<br>0.162<br>0.122<br>0.172<br>0.217 | 0.4<br>0.3<br>0.2<br>0.3<br>0.3 |     | 0.209<br>0.162<br>0.170<br>0.235<br>0.368 | 0.3<br>0.2<br>0.3<br>0.3<br>0.6 | ps   |
| V <sub>PP</sub>                        | Input Voltage Swing<br>(Differential Configuration)   |             | 150 | 800                                       | 1200                            | 150 | 800                                       | 1200                            | 150 | 800                                       | 1200                            | mV   |
| t <sub>r</sub><br>t <sub>f</sub>       | Output Rise/Fall Times<br>(20% – 80%)   | Q, <u>Q</u> | 70  | 110                                       | 170                             | 80  | 120                                       | 180                             | 100 | 140                                       | 200                             | ps   |

Table 10. AC CHARACTERISTICS ( $V_{CC} = 0 V$ ;  $V_{EE} = -3.8 V$  to -2.375 V or  $V_{CC} = 2.375 V$  to 3.8 V;  $V_{EE} = 0 V$  (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub> – 2.0 V.

2. Skew is measured between outputs under identical transitions.





Figure 2. F<sub>max</sub> Typical

MC10LVEP11, MC100LVEP11



The above phase noise plots captured using Agilent E5052A show additive phase noise of the MC100LVEP11 device at frequencies 156.25 MHz, 311.04 MHz, 1.5 GHz and 2 GHz respectively at an operating voltage of 3.3 V in room temperature. The RMS Phase Jitter contributed by the

device (integrated between 12 kHz and 20 MHz; as shown in the shaded region of the plot) at each of the frequencies is 66 fs, 37 fs, 14 fs and 13 fs respectively. The input source used for the phase noise measurements is Agilent E8663B.




Figure 7. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

#### **Resource Reference of Application Notes**


| AN1405/D  | - | ECL Clock Distribution Techniques           |
|-----------|---|---|
| AN1406/D  | - | Designing with PECL (ECL at +5.0 V)         |
| AN1503/D  | _ | ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit |
| AN1504/D  | - | Metastability and the ECLinPS Family        |
| AN1568/D  | - | Interfacing Between LVDS and ECL            |
| AN1672/D  | - | The ECL Translator Guide                    |
| AND8001/D | - | Odd Number Counters Design                  |
| AND8002/D | - | Marking and Date Codes                      |
| AND8020/D | - | Termination of ECL Logic Devices            |
| AND8066/D | - | Interfacing with ECLinPS                    |
| AND8090/D | - | AC Characteristics of ECL Devices           |
|           |   |   |

ECLinPS is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



## **MECHANICAL CASE OUTLINE**

PACKAGE DIMENSIONS




| DOCUMENT NUMBER:                        | 98AON18658D  | Electronic versions are uncontrolled except when accessed directly from<br>Printed versions are uncontrolled except when stamped "CONTROLLED (  |                           |
|---|--|---|---------------------------|
| DESCRIPTION:                            | DFN8, 2.0X2.0, 0.5MM PITC                            | ж   | PAGE 1 OF 1               |
| the right to make changes without furth | er notice to any products herein. <b>onsemi</b> make | LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour<br>es no warranty, representation or guarantee regarding the suitability of its pr<br>of any product or circuit, and specifically disclaims any and all liability, inc | oducts for any particular |

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2016



PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**

| DOCUMENT NUMBER:  | 98ASB42564B   | Electronic versions are uncontrolled except when accessed directly from the Printed versions are uncontrolled except when stamped "CONTROLLED to the stamped "CONTROLLED to the stamped statement of the stamped statement of the s |                           |
|---|---|--|---------------------------|
| DESCRIPTION:  | SOIC-8 NB   |  | PAGE 1 OF 2               |
|   | ulue of Considerate Company and Industrias  | 11 C disc experts on the subsidiaries in the United Clates and/or other sources  |                           |
| the right to make changes without furth<br>purpose, nor does <b>onsemi</b> assume a | ner notice to any products herein. <b>onsemi</b> make<br>ny liability arising out of the application or use | LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour<br>se no warranty, representation or guarantee regarding the suitability of its pr<br>of any product or circuit, and specifically disclaims any and all liability, inc<br>e under its patent rights nor the rights of others.   | oducts for any particular |

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. FMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17 PIN 1. VCC 2. V2OUT V10UT 3. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18 PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8 VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: DRAIN, DIE #1 PIN 1. DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS З. THIRD STAGE SOURCE GROUND 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1 STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 З. UVLO 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011 ANODE ANODE ANODE ANODE ANODE

COMMON CATHODE

STYLE 8: PIN 1. COLLECTOR, DIE #1

COLLECTOR, #2

COLLECTOR, #2

COLLECTOR, #1

EMITTER, #2

EMITTER, #1

BASE #2

STYLE 4:

PIN 1. 2.

З.

4.

5.

6. ANODE

7 ANODE

8.

2. BASE, #1

З.

4.

5.

6.

7.

8.

STYLE 12:

PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: 11. SW\_TO\_GND 2. DASIC OFF PIN 1. DASIC\_SW\_DET З. 4. GND

#### 5. 6. V MON

- VBULK 7.
- VBULK 8 VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from<br>Printed versions are uncontrolled except when stamped "CONTROLLED |             |
|------------------|-------------|--|-------------|
| DESCRIPTION:     | SOIC-8 NB   |  | PAGE 2 OF 2 |
|                  |             |  |             |

onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1



**MECHANICAL CASE OUTLINE** 

NOTES:

4.

5.


PER SIDE.

PACKAGE DIMENSIONS



TSSOP-8 3.00x3.00x0.95 CASE 948R-02 **ISSUE A** 

DATE 07 APR 2000



|     | MILLIN | MILLIMETERS |       | HES   |
|-----|--------|-------------|-------|-------|
| DIM | MIN    | MAX         | MIN   | MAX   |
| Α   | 2.90   | 3.10        | 0.114 | 0.122 |
| В   | 2.90   | 3.10        | 0.114 | 0.122 |
| С   | 0.80   | 1.10        | 0.031 | 0.043 |
| D   | 0.05   | 0.15        | 0.002 | 0.006 |
| F   | 0.40   | 0.70        | 0.016 | 0.028 |
| G   | 0.65   | BSC         | 0.026 | BSC   |
| K   | 0.25   | 0.40        | 0.010 | 0.016 |
| L   | 4.90   | BSC         | 0.193 | BSC   |
| M   | 0°     | 6 °         | 0°    | 6 °   |

TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.


DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.

DIMENSION A DOES NOT INCLUDE MOLD FLASH.
DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010)

|                      | ¥           |    | 曲曲  |
|----------------------|-------------|----|-----|
| 0.10 (0.004)         | _ 1         |    |     |
| -T- SEATING<br>PLANE | <b>D</b> –∣ | -> | < G |



| DOCUMENT NUMBER: | 98AON00236D            | Electronic versions are uncontrolled except when accessed directly from<br>Printed versions are uncontrolled except when stamped "CONTROLLED 0 |             |
|------------------|------------------------|--|-------------|
| DESCRIPTION:     | TSSOP-8 3.00x3.00x0.95 |  | PAGE 1 OF 1 |

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make charges without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MC100LVEP11DR2G onsemi IC CLK BUFFER 1:2 3GHZ 8SOIC

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claim

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support For additional information, please contact your local Sales Representative at www.onsemi.com/suport/sales



## **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

|  | <section-header></section-header>   |   |  |
|--|---|---|--|
| Marchine Marchine   Marchine M | Market | Marchine Marchine Image: Control of the sector of the sec |  |





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.