


MC100LVEP210FAG Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number MC100LVEP210FAG-DG

Manufacturer onsemi

Manufacturer Product Number MC100LVEP210FAG

Description IC CLK BUFFER 1:5 3GHZ 32LQFP

Detailed Description Clock Fanout Buffer (Distribution) IC 1:5 3 GHz 32-L

OFP



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
MC100LVEP210FAG	onsemi
Series:	Product Status:
100LVEP	Active
Type:	Number of Circuits:
Fanout Buffer (Distribution)	2
Ratio - Input:Output:	Differential - Input:Output:
1:5	Yes/Yes
Input:	Output:
ECL, HSTL, LVDS, PECL	ECL, PECL
Frequency - Max:	Voltage - Supply:
3 GHz	2.375V ~ 3.8V
Operating Temperature:	Mounting Type:
-40°C ~ 85°C	Surface Mount
Package / Case:	Supplier Device Package:
32-LQFP	32-LQFP (7x7)
Base Product Number:	
MC100	

Environmental & Export classification

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	2 (1 Year)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	



2.5 V / 3.3 V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver

MC100LVEP210

Description

The MC100LVEP210 is a low skew 1–to–5 dual differential driver, designed with clock distribution in mind. The ECL/PECL input signals can be either differential or single–ended if the V_{BB} output is used. The signal is fanned out to 5 identical differential outputs. HSTL inputs can be used when the EP210 is operating in PECL mode.

The LVEP210 specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device.

To ensure the tight skew specification is realized, both sides of the differential output need to be terminated identically into 50Ω even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew.

The MC100LVEP210, as with most other ECL devices, can be operated from a positive V_{CC} supply in PECL mode. This allows the LVEP210 to be used for high performance clock distribution in +3.3 V or +2.5 V systems. Single-ended CLK input operation is limited to a $V_{CC} \ge 3.0$ V in PECL mode, or $V_{EE} \le -3.0$ V in ECL mode.

Designers can take advantage of the LVEP210's performance to distribute low skew clocks across the backplane or the board. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For more information on using PECL, designers should refer to Application Note AN1406/D.

Features

- 85 ps Typical Device-to-Device Skew
- 20 ps Typical Output-to-Output Skew
- V_{BB} Output
- Jitter Less than 1 ps RMS
- 350 ps Typical Propagation Delay
- Maximum Frequency > 3 GHz Typical
- The 100 Series Contains Temperature Compensation
- PECL and HSTL Mode Operating Range: V_{CC} = 2.375 V to 3.8 V with V_{EE} = 0 V

1

- NECL Mode Operating Range: V_{CC} = 0 V with V_{EE} = -2.375 V to -3.8 V
- Open Input Default State
- LVDS Input Compatible
- Fully Compatible with MC100EP210
- These are Pb-Free Devices



LQFP-32 FA SUFFIX CASE 561AB

MARKING DIAGRAM



A = Assembly Location


WL = Wafer Lot
YY = Year
WW = Work Week
G or = Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.



Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. LQFP-32 Pinout (Top View)

Table 1. PIN DESCRIPTION

PIN	FUNCTION						
CLKn*, CLKn**	ECL/PECL/HSTL CLK Inputs						
Qn0:4, Qn0:4	ECL/PECL Outputs						
V _{BB}	Reference Voltage Output						
V _{CC}	Positive Supply						
V _{EE}	Negative Supply						

- * Pins will default LOW when left open.
- ** Pins will default to $V_{CC}/2$ when left open.




Figure 2. Logic Diagram

Table 2. ATTRIBUTES

	Characteristics	Value
Internal Input Pulldown Resistor		75 kΩ
Internal Input Pull-up Resistor		37.5 kΩ
ESD Protection	> 2 kV > 100 V > 2 kV	
Moisture Sensitivity (Note 1)	Pb-Free Pkg	
	LQFP-32	Level 2
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count		461 Devices
Meets or exceeds JEDEC Spec E	EIA/JESD78 IC Latchup Test	•

^{1.} For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		6	V
V _{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	$ \begin{aligned} V_{EE} &= 0 \ V \\ V_{CC} &= 0 \ V \end{aligned} \qquad \begin{aligned} V_{I} &\leq V_{CC} \\ V_{I} \geq V_{EE} \end{aligned} $		6 -6	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	LQFP-32 LQFP-32	80 55	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	LQFP-32	12 to 17	°C/W
T _{sol}	Wave Solder Pb Pb-Free	<2 to 3 sec @ 248°C <2 to 3 sec @ 260°C		265 265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. PECL DC CHARACTERISTICS $V_{CC} = 2.5 \text{ V}$; $V_{EE} = 0 \text{ V}$ (Note 2)

			-40°C 25°C								
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	55	70	90	55	70	90	55	70	90	mA
V _{OH}	Output HIGH Voltage (Note 3)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
V _{OL}	Output LOW Voltage (Note 3)	505	680	900	505	680	900	505	680	900	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	1.2		2.5	1.2		2.5	1.2		2.5	V
V _{IL}	Input LOW Voltage (Single-Ended)	505		900	505		900	505		900	mV
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 2. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary + 0.125 V to -1.3 V.
- 3. All loading with 50 Ω to V_{EE} .
- 4. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 5. PECL DC CHARACTERISTICS V_{CC} = 3.3 V; V_{EE} = 0 V (Note 5)

			-40°C		25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	55	70	90	55	70	90	55	70	90	mA
V _{OH}	Output HIGH Voltage (Note 6)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V _{OL}	Output LOW Voltage (Note 6)	1305	1480	1700	1305	1480	1700	1305	1480	1700	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V _{IL}	Input LOW Voltage (Single-Ended)	1305		1700	1305		1700	1305		1700	mV
V _{BB}	Output Reference Voltage (Note 7)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 8)	1.2		3.3	1.2		3.3	1.2		3.3	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary + 0.925 V to -0.5 V.
 All loading with 50 Ω to V_{CC} 2.0 V.
 Single-ended input operation is limited V_{CC} ≥ 3.0 V in PECL mode.
 V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential

Table 6. NECL DC CHARACTERISTICS $V_{CC} = 0 \text{ V}$, $V_{EE} = -2.375 \text{ V}$ to -3.8 V (Note 9)

			−40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current	55	70	90	55	70	90	55	70	90	mA
V _{OH}	Output HIGH Voltage (Note 10)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V _{OL}	Output LOW Voltage (Note 10)	-1995	-1820	-1600	-1995	-1820	-1600	-1995	-1820	-1600	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
V _{IL}	Input LOW Voltage (Single-Ended)	-1995		-1600	-1995		-1600	-1995		-1600	mV
V_{BB}	Output Reference Voltage (Note 11)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 12)	V _{EE}	+ 1.2	0.0	V _{EE} ·	+ 1.2	0.0	V _{EE}	+ 1.2	0.0	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current CLK	0.5 -150			0.5 -150			0.5 -150		150	μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Table 7. HSTL DC CHARACTERISTICS V_{CC} = 2.375 to 3.8 V, V_{EE} = 0 V

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{IH}	Input HIGH Voltage	1200			1200			1200			mV
V _{IL}	Input LOW Voltage			400			400			400	mV
V _{CM}	Input Crossover Voltage	680		900	680		900	680		900	mV
I _{CC}	Power Supply Current (Outputs Open)	55	70	90	55	70	90	55	70	90	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

^{9.} Input and output parameters vary 1:1 with V_{CC}.

^{10.} All loading with 50 Ω to V_{CC} – 2.0 V. 11. Single–ended input operation is limited V_{EE} \leq –3.0V in NECL mode.

^{12.} V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential

Table 8. AC CHARACTERISTICS $V_{CC} = 0 \text{ V}$; $V_{EE} = -2.375 \text{ to } -3.8 \text{ V}$ or $V_{CC} = 2.375 \text{ to } 3.8 \text{ V}$; $V_{EE} = 0 \text{ V}$ (Note 13)

			-40°C			25°C		85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{maxPECL/} HSTL	Maximum Frequency (Figure 3)		3			3			3		GHz
t _{PLH} /t _{PHL}	Propagation Delay @ 2.5 V Propagation Delay @ 3.3 V	220 220	300 300	380 380	270 270	350 350	430 430	300 330	400 410	500 490	ps
t _{skew}	Within-Device Skew (Note 14) Device-to-Device Skew (Note 15)		20 85	25 160		20 85	25 160		20 85	35 160	ps
t _{JITTER}	CLOCK Random Jitter (RMS) @ ≤ 0.5 GHz @ ≤ 1.0 GHz @ ≤ 1.5 GHz @ ≤ 2.0 GHz @ ≤ 2.5 GHz @ ≤ 3.0 GHz		0.184 0.190 0.178 0.196 0.239 0.336	0.3 0.3 0.3 0.3 0.4 0.5		0.207 0.200 0.197 0.233 0.301 0.422	0.3 0.3 0.3 0.4 0.4 0.5		0.271 0.252 0.259 0.308 0.399 0.572	0.4 0.4 0.4 0.5 0.5	ps
V _{PP}	Minimum Input Swing	150	800	1200	150	800	1200	150	800	1200	mV
t _r /t _f	Output Rise/Fall Time (20%-80%)	100	170	250	120	190	270	150	280	350	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.




Figure 3. F_{max} Typical

^{13.} Measured with 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC} – 2.0 V. 14. Skew is measured between outputs under identical transitions of similar paths through a device. 15. Device–to–Device skew for identical transitions at identical V_{CC} levels.




Figure 4. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]
MC100LVEP210FAG	LQFP (Pb-Free)	250 Units / Tray
MC100LVEP210FARG	LQFP (Pb-Free)	2,000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPICE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices


ECLinPS is a trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

LQFP-32, 7x7 CASE 561AB ISSUE O

DATE 19 JUN 2008



ALL DIMENSIONS IN MM

DOCUMENT NUMBER:	98AON30893E	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLET	
DESCRIPTION:	32 LEAD LQFP, 7X7		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com