


MC14071BFELG Datasheet

Di

Man

www.digi-electronics.com



iGi Electronics Part Number	MC14071BFELG-DG
Manufacturer	onsemi
nufacturer Product Number	MC14071BFELG
Description	IC GATE OR 4CH 2-INP SOEIAJ-1
Detailed Description	OR Gate IC 4 Channel SOEIAJ-14

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
MC14071BFELG	onsemi
Series:	Product Status:
4000B	Obsolete
Logic Type:	Number of Circuits:
OR Gate	4
Number of Inputs:	Features:
2	-
Voltage - Supply:	Current - Quiescent (Max):
3V ~ 18V	1 μΑ
Current - Output High, Low:	Input Logic Level - Low:
8.8mA, 8.8mA	1.5V ~ 4V
Input Logic Level - High:	Max Propagation Delay @ V, Max CL:
3.5V ~ 11V	100ns @ 15V, 50pF
Operating Temperature:	Mounting Type:
-55°C ~ 125°C	Surface Mount
Supplier Device Package:	Package / Case:
SOEIAJ-14	14-SOIC (0.209", 5.30mm Width)
Base Product Number:	
MC14071	

Environmental & Export classification

Moisture Sensitivity Level (MSL):	REACH Status:
3 (168 Hours)	REACH Unaffected
ECCN:	HTSUS:
EAR99	8542.39.0001

onsemi

B-Suffix Series CMOS Gates

MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

MC14001B Series

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.

Features

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range.
- Double Diode Protection on All Inputs Except: Triple Diode Protection on MC14011B and MC14081B
- Pin-for-Pin Replacements for Corresponding CD4000 Series B Suffix Devices
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

-			
Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	–0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
PD	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	–55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C
V _{ESD}	ESD Withstand Voltage Human Body Model Machine Model Charged Device Model	> 3000 > 300 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.





SOIC-14 D SUFFIX CASE 751A TSSOP-14 DT SUFFIX CASE 948G

MARKING DIAGRAMS



А	= Assembly Location
WL, L	= Wafer Lot
YY, Y	= Year
WW, W	= Work Week
G or ∎	= Pb-Free Package

(Note: Microdot may be in either location)


DEVICE INFORMATION

Device	Description
MC14001B	Quad 2-Input NOR Gate
MC14011B	Quad 2-Input NAND Gate
MC14023B	Triple 3-Input NAND Gate
MC14025B	Triple 3-Input NOR Gate
MC14071B	Quad 2-Input OR Gate
MC14073B	Triple 3-Input AND Gate
MC14081B	Quad 2-Input AND Gate
MC14082B	Dual 4-Input AND Gate

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

LOGIC DIAGRAMS



FOR ALL DEVICES

PIN ASSIGNMENTS

	MC1400 2–Input		Gate			4011B ut NAN	D Gate	Triple 3		14023B put NAN	D Gate	Triple		14025B Iput NOF	R Gate
IN 1 _A [1•	14 🛛	V _{DD}	in 1 _a [1●	14] v _{dd}	IN 1 _A [1•	14	D V _{DD}	in 1 _a C	1•	14	D V _{DD}
IN 2 _A [2	13 🛛	IN 2 _D	IN 2 _A [2	13] IN 2 _D	IN 2 _A [2	13] IN 3 _C	IN 2 _A [2	13] IN 3 _C
OUT _A [3	12]	IN 1 _D		3	12] IN 1 _D	IN 1 _B [3	12] IN 2 _C	IN 1 _B [3	12] IN 2 _C
OUT _B [4	11	OUTD	OUT _B [4	11] out _d	IN 2 _B [4	11] IN 1 _C	IN 2 _B [4	11] IN 1 _C
IN 1 _B [5	10	OUT _C	IN 1 _B [5	10] OUT _C	IN 3 _B [5	10] OUT _C	in 3 _b [5	10] о∪т _с
IN 2 _B [6	9]	IN 2 _C	IN 2 _B [6	9] IN 2 _C	out _b [6	9] OUT _A	out _b [6	9] OUT _A
v _{ss} [7	8 🛛	IN 1 _C	v _{ss} [7	8] IN 1 _C	v _{ss} [7	8] IN 3 _A	v _{ss} [7	8] IN 3 _A

Quad	MC14 2–Inp	071B out OR	Gate	Triple	М 3-
in 1 _a [1•	14] v _{dd}	in 1 _a [1•
IN 2 _A [2	13] IN 2 _D	IN 2 _A [2
OUT _A [3	12] IN 1 _D	IN 1 _B [3
out _b [4	11] OUT _D	IN 2 _B [4
IN 1 _B [5	10] о∪т _с	IN 3 _b [5
IN 2 _B [6	9] IN 2 _C	OUT _B [6
v _{ss} [7	8] IN 1 _C	v _{ss} [7

		4073B	
Iripie	3-inp	out ANI	J Gate
in 1 _a [1●	14] v _{dd}
IN 2 _A [2	13] IN 3 _C
IN 1 _B [3	12] IN 2 _C
IN 2 _B [4	11] IN 1 _C
IN 3 _b [5	10] OUT _C
out _b [6	9] OUT _A
v _{ss} [7	8] IN 3 _A

v _{ss} [7	8] IN 3 _A
Quad	MC140a 2–Input) Gate
IN 1 _A [IN 2 _A [OUT _A [OUT _B [1•	14] V _{DD}] IN 2 _D] IN 1 _D]OUT _D
IN 2 _A [2	13] IN 2 _D
OUT _A [3	12] IN 1 _D
out _b [4	11]out _d

10 0UT_C


9] IN 2_C

8 I IN 1_C

IN 1_B [5

IN 2_B [6

V_{SS} [7



3

4

10

11

1

13

NC = NO CONNECTION

ELECTRICAL CHARACTERISTICS	(Voltages Referenced to V _{SS})
-----------------------------------	---

			- 55	5°C	25°C			125	5°C	
Characteristic	Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Мах	Unit
Output Voltage "0" Level V _{in} = V _{DD} or 0	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
"1" Level $V_{in} = 0$ or V_{DD}	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95	- - -	Vdc
	V _{IL}	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
"1" Level $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	V _{IH}	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \text{ Vdc}) & \text{Source} \\ (\text{V}_{\text{OH}} = 4.6 \text{ Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \text{ Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \text{ Vdc}) \end{array}$	I _{OH}	5.0 5.0 10 15	3.0 0.64 1.6 4.2	- - -	2.4 0.51 1.3 3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4	- - -	mAdc
$\begin{array}{ll} (V_{OL} = 0.4 \ \text{Vdc}) & \text{Sink} \\ (V_{OL} = 0.5 \ \text{Vdc}) \\ (V_{OL} = 1.5 \ \text{Vdc}) \end{array}$	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4	- - -	mAdc
Input Current	l _{in}	15	_	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)	I _{DD}	5.0 10 15	- - -	0.25 0.5 1.0		0.0005 0.0010 0.0015	0.25 0.5 1.0		7.5 15 30	μAdc
Total Supply Current (Notes 3, 4) (Dynamic plus Quiescent, Per Gate, C _L = 50 pF)	Ι _Τ	5.0 10 15		-	$I_{T} = (0.$	3 μA/kHz) f + 6 μA/kHz) f + 9 μA/kHz) f +	- I _{DD} /N	-	-	μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
The formulas given are for the typical characteristics only at 25°C.


4. To calculate total supply current at loads other than 50 pF: $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ where: I_T is in μ A (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.001 x the number of exercised gates per package.

B-SERIES GATE SWITCHING TIMES

SWITCHING CHARACTERISTICS (Note 5) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 6)	Мах	Unit
Output Rise Time, All B-Series Gates $t_{TLH} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$ $t_{TLH} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/PF}) C_L + 20 \text{ ns}$	t _{TLH}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Output Fall Time, All B–Series Gates $t_{THL} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$ $t_{THL} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{THL} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$	t _{THL}	5.0 10 15	- - -	100 50 40	200 100 80	ns
$\begin{array}{c} \mbox{Propagation Delay Time} \\ \mbox{MC14001B, MC14011B only} \\ t_{PLH}, t_{PHL} = (0.90 \mbox{ ns/pF}) \ C_L + 80 \mbox{ ns} \\ t_{PLH}, t_{PHL} = (0.36 \mbox{ ns/pF}) \ C_L + 32 \mbox{ ns} \\ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 27 \mbox{ ns} \\ \mbox{All Other 2, 3, and 4 Input Gates} \\ t_{PLH}, t_{PHL} = (0.90 \mbox{ ns/pF}) \ C_L + 115 \mbox{ ns} \\ t_{PLH}, t_{PHL} = (0.36 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 37 \mbox{ ns} \\ \mbox{8-Input Gates} \ (MC14068B, MC14078B) \\ t_{PLH}, t_{PHL} = (0.36 \mbox{ ns/pF}) \ C_L + 155 \mbox{ ns} \\ t_{PLH}, t_{PHL} = (0.36 \mbox{ ns/pF}) \ C_L + 62 \mbox{ ns} \\ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PLL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PLH}, t_{PL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PL} \ t_{PL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PL} \ t_{PL} = (0.26 \mbox{ ns/pF}) \ C_L + 47 \mbox{ ns} \\ \nbox{10} \ t_{PL} \ t$	tplh, tphl	5.0 10 15 5.0 10 15 5.0 10 15		125 50 40 160 65 50 200 80 60	250 100 80 300 130 100 350 150 110	ns

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



*All unused inputs of AND, NAND gates must be connected to $V_{DD}.$ All unused inputs of OR, NOR gates must be connected to $V_{SS}.$






Figure 1. Switching Time Test Circuit and Waveforms

CIRCUIT SCHEMATIC NOR, OR GATES



www.onsemi.com 5

TYPICAL B-SERIES GATE CHARACTERISTICS



TYPICAL B-SERIES GATE CHARACTERISTICS (CONT'D)




Figure 8. V_{DD} = 5.0 Vdc




Figure 10. V_{DD} = 15 Vdc





Figure 9. V_{DD} = 10 Vdc

DC NOISE MARGIN

The DC noise margin is defined as the input voltage range from an ideal "1" or "0" input level which does not produce output state change(s). The typical and guaranteed limit values of the input values V_{IL} and V_{IH} for the output(s) to be at a fixed voltage V_O are given in the Electrical Characteristics table. V_{IL} and V_{IH} are presented graphically in Figure 11.

Guaranteed minimum noise margins for both the "1" and "0" levels =

1.0 V with a 5.0 V supply 2.0 V with a 10.0 V supply 2.5 V with a 15.0 V supply



(a) Inverting Function

(b) Non-Inverting Function



VOLTAGE TRANSFER CHARACTERISTICS

ORDERING INFORMATION

Device	Package	Shipping [†]	
MC14001BDG	SOIC-14		
NLV14001BDG*	(Pb-Free)	55 Units / Rail	
MC14001BDR2G	SOIC-14		
NLV14001BDR2G*	(Pb-Free)		
MC14001BDTR2G	TSSOP-14 2500 Units / Tape &	2500 Units / Tape & Reel	
NLV14001BDTR2G*	(Pb-Free)		
MC14001BFELG	SOEIAJ-14 (Pb-Free)	2000 Units / Tape & Reel	

MC14011BDG	SOIC-14	55 Units / Rail	
NLV14011BDG*	(Pb-Free)		
MC14011BDR2G	SOIC-14		
NLV14011BDR2G*	(Pb-Free)	2500 Units / Tape & Reel	
MC14011BDTR2G	TSSOP-14	2500 Onits / Tape & Reel	
NLV14011BDTR2G*	(Pb-Free)		
MC14011BFG	SOEIAJ-14	50 Units / Rail	
MC14011BFELG	(Pb-Free)	2000 Units / Tape & Reel	

MC14023BDG	SOIC-14 (Pb-Free)	55 Units / Rail	
MC14023BDR2G	SOIC-14		
NLV14023BDR2G*	(Pb-Free)	2500 Units / Tape & Reel	
MC14023BFELG	SOEIAJ-14 (Pb-Free)	2000 Units / Tape & Reel	

MC14025BDG	SOIC-14	
NLV14025BDG*	(Pb-Free)	55 Units / Rail
MC14025BDR2G	SOIC-14	0500 Linita / Tana & Daal
NLV14025BDR2G*	(Pb-Free)	2500 Units / Tape & Reel

MC14071BDG	SOIC-14	55 Units / Rail	
NLV14071BDG*	(Pb-Free)		
MC14071BDR2G	SOIC-14	2500 Units / Tape & Reel	
NLV14071BDR2G*	(Pb-Free)		
MC14071BDTG		96 Units per Rail	
IC14071BDTR2G	TSSOP-14 (Pb-Free)	2500 Units / Tape & Reel	
NLV14071BDTR2G*	(2300 Onits / Tape & Reel	

MC14073BDG	SOIC-14 (Pb-Free)	55 Units / Rail	
MC14073BDR2G	SOIC-14 (Pb-Free)	2500 Units / Tape & Reel	

ORDERING INFORMATION (continued)


Device	Package	Shipping [†]	
MC14081BDG	SOIC-14	55 Units / Rail	
NLV14081BDG*	(Pb-Free)		
MC14081BDR2G	SOIC-14		
NLV14081BDR2G*	(Pb-Free)		
MC14081BDTR2G	TSSOP-14	2500 Units / Tape & Reel	
NLV14081BDTR2G*	(Pb-Free)		

MC14082BDG		55 Linite / Deil
NLV14082BDG*	SOIC-14 (Pb-Free)	55 Units / Rail
MC14082BDR2G		2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.





*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER: 98ASB42565B Electronic versions are uncontrolled except when accessed directly from the Document R Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: SOIC-14 NB PAG		PAGE 1 OF 2		
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016


STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DESCRIPTION: SOIC-14 NB PAGE 2 OF 2	DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
	DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DATE 17 FEB 2016

- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1
onsemi and ONSEM), are tradema	rks of Semiconductor Components Industries,	LLC dba onsemi or its subsidiaries in the United States and/or other cou	ntries. onsemi reserves

DIMENSIONS: MILLIMETERS

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MC14071BFELG onsemi IC GATE OR 4CH 2-INP SOEIAJ-14

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: <u>www.onsemi.com/design/resources/technical-documentation</u> onsemi Website: <u>www.onsemi.com</u> ONLINE SUPPORT: www.onsemi.com/support For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

	<section-header></section-header>		
Marginary Marginary Marginary	Market	Marchine Marchine Image: Control of the sector of the sec	





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.