


MC74HC165AFELG Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number MC74HC165AFELG-DG

Manufacturer onsemi

Manufacturer Product Number MC74HC165AFELG

Description IC SHIFT REGISTER 8BIT 16-SOEIAJ

Detailed Description Shift Shift Register 1 Element 8 Bit 16-SOEIAJ



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



74HC165

Purchase and inquiry

| Manufacturer Product Number: | Manufacturer: |
|--------------------------------|-----------------------------|
| MC74HC165AFELG | onsemi |
| Series: | Product Status: |
| 74HC | Obsolete |
| Logic Type: | Output Type: |
| Shift Register | Complementary |
| Number of Elements: | Number of Bits per Element: |
| 1 | 8 |
| Function: | Voltage - Supply: |
| Parallel or Serial to Serial | 2V ~ 6V |
| Operating Temperature: | Mounting Type: |
| -55°C ~ 125°C | Surface Mount |
| Package / Case: | Supplier Device Package: |
| 16-SOIC (0.209", 5.30mm Width) | 16-SOEIAJ |
| Base Product Number: | |

Environmental & Export classification

| Moisture Sensitivity Level (MSL): | REACH Status: |
|-----------------------------------|------------------|
| 3 (168 Hours) | REACH Unaffected |
| ECCN: | HTSUS: |
| EAR99 | 8542.39.0001 |



8-Bit Serial or Parallel-Input/ Serial-Output Shift Register

High-Performance Silicon-Gate CMOS

MC74HC165A, MC74HCT165A

The MC74HC165A/MC74HCT165A is identical in pinout to the LS165. The MC74HC165A inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The MC74HCT165A may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

This device is an 8-bit shift register with complementary outputs from the last stage. Data may be loaded into the register either in parallel or in serial form. When the SERIAL SHIFT/PARALLEL LOAD input is low, the data is loaded asynchronously in parallel. When the SERIAL SHIFT/PARALLEL LOAD input is high, the data is loaded serially on the rising edge of either Clock or Clock Inhibit (see the Function Table).

The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V (HC), 4.5 to 5.5 V (HCT)
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 286 FETs or 71.5 Equivalent Gates
- –Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant










QFN16 MN SUFFIX CASE 485AW

MARKING DIAGRAMS







A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.




Figure 1. Pin Assignments




Figure 2. Logic Diagram

FUNCTION TABLE

| Inputs | | | Inputs Internal Stages Output | | | | | |
|--------------------------------|--------|------------------|-------------------------------|--------|---|----------------|------------------------------------|--------------------------------|
| Serial Shift/ Parallel Load | Clock | Clock Inhibit | SA | A – H | Q _A | Q _B | Q _H | Operation |
| L | Х | Х | Х | a h | а | b | h | Asynchronous Parallel Load |
| H H | 7 | L L | L H | X | $\begin{array}{ccc} L & Q_{An} & Q_{Gn} \\ H & Q_{An} & Q_{Gn} \end{array}$ | | Q _{Gn} Q _{Gn} | Serial Shift via Clock |
| H H | L L | 7 | L H | X X | $\begin{array}{ccc} L & Q_{An} & Q_{Gn} \\ H & Q_{An} & Q_{Gn} \end{array}$ | | | Serial Shift via Clock Inhibit |
| H H | X H | H X | X X | X | No Change | | | Inhibited Clock |
| Н | L | L | Х | Х | No Change | | | No Clock |

X = don't care

 $Q_{An} - Q_{Gn}$ = Data shifted from the preceding stage

MAXIMUM RATINGS

| Symbol | Parameter | | Value | Unit |
|------------------|--|---------------------------------|-------------------------------|------|
| V _{CC} | DC Supply Voltage | | -0.5 to +6.5 | V |
| V _{IN} | DC Input Voltage | | –0.5 to V _{CC} + 0.5 | V |
| V _{OUT} | DC Output Voltage | | -0.5 to V _{CC} + 0.5 | V |
| I _{IN} | DC Input Current, per Pin | | ±20 | mA |
| I _{OUT} | DC Output Current, per Pin | | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | | ±50 | mA |
| I _{IK} | Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC}) | | ±20 | mA |
| lok | Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC}) | | ±20 | mA |
| T _{STG} | Storage Temperature | | -65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds | | 260 | °C |
| TJ | Junction Temperature Under Bias | | ±150 | °C |
| θЈΑ | Thermal Resistance (Note 1) | SOIC-16 QFN16 TSSOP-16 | 126 118 159 | °C/W |
| P _D | Power Dissipation in Still Air at 25°C | SOIC-16 QFN16 TSSOP-16 | 995 1062 787 | mW |
| MSL | Moisture Sensitivity | | Level 1 | - |
| F _R | Flammability Rating Oxygen | Index: 28 to 34 | UL 94 V-0 @ 0.125 in | _ |
| V _{ESD} | | an Body Model d Device Model | 2000 N/A | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
- 2. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | Min | Max | Unit |
|-----------------------------------|-----------------------------------|--|-------------|---------------------------|------|
| МС74НС | | | | | |
| V _{CC} | DC Supply Voltage | | 2.0 | 6.0 | V |
| V _{IN,} V _{OUT} | DC Input, Output Voltage (Note 3) | | 0 | V _{CC} | ٧ |
| T _A | Operating Free-Air Temperature | | -55 | +125 | °C |
| t _r , t _f | V ₀ | OC = 2.0 V OC = 3.0 V OC = 4.5 V OC = 6.0 V | 0 0 0 | 1000 600 500 400 | ns |
| MC74HCT | | | | | |
| V _{CC} | DC Supply Voltage | | 4.5 | 5.5 | V |
| V _{IN,} V _{OUT} | DC Input, Output Voltage (Note 3) | | 0 | V _{CC} | V |
| T _A | Operating Free-Air Temperature | | -55 | +125 | °C |
| t _r , t _f | Input Rise or Fall Time | | 0 | 500 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (MC74HC165A)

| | | | | Gua | ranteed Limi | t | |
|-----------------|---|--|--------------------------|----------------------------|----------------------------|----------------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | –55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 0.5 0.9 1.35 1.80 | 0.5 0.9 1.35 1.80 | 0.5 0.9 1.35 1.80 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $ \begin{aligned} V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} & & I_{\text{out}} \leq 2.4 \text{ mA} \\ & I_{\text{out}} \leq 4.0 \text{ mA} \\ & I_{\text{out}} \leq 5.2 \text{ mA} \end{aligned} $ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.20 3.70 5.20 | V |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $ \begin{aligned} V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} & & I_{\text{out}} \leq 2.4 \text{ mA} \\ & I_{\text{out}} \leq 4.0 \text{ mA} \\ & I_{\text{out}} \leq 5.2 \text{ mA} \end{aligned} $ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |
| I _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 6.0 | ± 0.1 | ± 1.0 | ± 1.0 | μΑ |
| Icc | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$ | 6.0 | 4 | 40 | 160 | μА |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (MC74HC165A)

| | | V _{CC} | Gua | ranteed Limi | t | |
|--|--|--------------------------|-----------------------|-----------------------|-----------------------|------|
| Symbol | | | –55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 3 and 4) | 2.0 3.0 4.5 6.0 | 6 18 30 35 | 4.8 17 24 28 | 4 15 20 24 | MHz |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock (or Clock Inhibit) to Q_H or \overline{Q}_H (Figures 3 and 4) | 2.0 3.0 4.5 6.0 | 150 52 30 26 | 190 63 38 33 | 225 65 45 38 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Serial Shift/Parallel Load to ${\bf Q_H}$ or $\overline{\bf Q_H}$ (Figures 3 and 5) | 2.0 3.0 4.5 6.0 | 175 58 35 30 | 220 70 44 37 | 265 72 53 45 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Input H to Q_H or \overline{Q}_H (Figures 3 and 6) | 2.0 3.0 4.5 6.0 | 150 52 30 26 | 190 63 38 33 | 225 65 45 38 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 3 and 4) | 2.0 3.0 4.5 6.0 | 75 27 15 13 | 95 32 19 16 | 110 36 22 19 | ns |
| C _{in} | Maximum Input Capacitance | _ | 10 | 10 | 10 | pF |

| Ī | | | Typical @ 25°C, V _{CC} = 5.0 V | |
|---|----------|--|---|----|
| | C_{PD} | Power Dissipation Capacitance (Per Package)* | 40 | pF |

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (MC74HC165A)

| | | V _{CC} | Guai | anteed Lim | it | |
|---------------------------------|---|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol | Parameter | VCC | –55 to 25°C | ≤ 85 °C | ≤125°C | Unit |
| t _{su} | Minimum Setup Time, Parallel Data Inputs to Serial Shift/Parallel Load (Figure 7) | 2.0 3.0 4.5 6.0 | 75 30 15 13 | 95 40 19 16 | 110 55 22 19 | ns |
| t _{su} | Minimum Setup Time, Input S _A to Clock (or Clock Inhibit) (Figure 8) | 2.0 3.0 4.5 6.0 | 75 30 15 13 | 95 40 19 16 | 110 55 22 19 | ns |
| t _{su} | Minimum Setup Time, Serial Shift/Parallel Load to Clock (or Clock Inhibit) (Figure 9) | 2.0 3.0 4.5 6.0 | 75 30 15 13 | 95 40 19 16 | 110 55 22 19 | ns |
| t _{su} | Minimum Setup Time, Clock to Clock Inhibit (Figure 10) | 2.0 3.0 4.5 6.0 | 75 30 15 13 | 95 40 19 16 | 110 55 22 19 | ns |
| t _h | Minimum Hold Time, Serial Shift/Parallel Load to Parallel Data Inputs (Figure 7) | 2.0 3.0 4.5 6.0 | 5 5 5 5 | 5 5 5 5 | 5 5 5 5 | ns |
| t _h | Minimum Hold Time, Clock (or Clock Inhibit) to Input S _A (Figure 8) | 2.0 3.0 4.5 6.0 | 5 5 5 5 | 5 5 5 5 | 5 5 5 5 | ns |
| t _h | Minimum Hold Time, Clock (or Clock Inhibit) to Serial Shift/Parallel Load (Figure 9) | 2.0 3.0 4.5 6.0 | 5 5 5 5 | 5 5 5 5 | 5 5 5 5 | ns |
| t _{rec} | Minimum Recovery Time, Clock to Clock Inhibit (Figure 10) | 2.0 3.0 4.5 6.0 | 75 30 15 13 | 95 40 19 16 | 110 55 22 19 | ns |
| t _w | Minimum Pulse Width, Clock (or Clock Inhibit) (Figure 4) | 2.0 3.0 4.5 6.0 | 70 27 15 13 | 90 32 19 16 | 100 36 22 19 | ns |
| t _w | Minimum Pulse width, Serial Shift/Parallel Load (Figure 5) | 2.0 3.0 4.5 6.0 | 70 27 15 13 | 90 32 19 16 | 100 36 22 19 | ns |
| t _r , t _f | Maximum Input Rise and Fall Times (Figure 4) | 2.0 3.0 4.5 6.0 | 1000 800 500 400 | 1000 800 500 400 | 1000 800 500 400 | ns |

DC ELECTRICAL CHARACTERISTICS (MC74HCT165A)

| | | | | Guaranteed Limit | | | |
|-----------------|--|--|-----------------|------------------|------------|------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$ | 4.5 5.5 | 2.0 2.0 | 2.0 2.0 | 2.0 2.0 | V |
| V _{IL} | Maximum Low-Level Input Voltage | V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$ | 4.5 5.5 | 0.8 0.8 | 0.8 0.8 | 0.8 0.8 | ٧ |
| V _{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$ | 4.5 5.5 | 4.4 5.4 | 4.4 5.4 | 4.4 5.4 | ٧ |
| | | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 4.0 \text{ mA}$ | 4.5 | 3.98 | 3.84 | 3.7 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$ | 4.5 5.5 | 0.1 0.1 | 0.1 0.1 | 0.1 0.1 | ٧ |
| | | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 4.0 \text{ mA}$ | 4.5 | 0.26 | 0.33 | 0.4 | |
| l _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 5.5 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$ | 5.5 | 4.0 | 40 | 160 | μА |

| ΔI_{CC} | Additional Quiescent Supply Current | V _{in} = 2.4 V, Any One Input V _{in} = V _{CC} or GND, Other Inputs | | ≥ –55 °C | 25°C to 125°C | |
|-----------------|-------------------------------------|--|-----|-----------------|---------------|----|
| | Curron | $I_{out} = 0 \mu A$ | 5.5 | 2.9 | 2.4 | mA |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (MC74HCT165A)

| | | v _{cc} | Gua | ranteed Limi | t | |
|--|---|-----------------|-------------|----------------|----------|------|
| Symbol | Parameter | | –55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 3 and 4) | 4.5 5.5 | 30 35 | 24 28 | 20 24 | MHz |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock (or Clock Inhibit) to ${\rm Q_H}$ or $\overline{\rm Q_H}$ (Figures 3 and 4) | 4.5 5.5 | 30 26 | 38 33 | 45 38 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Serial Shift/ $\overline{\text{Parallel Load}}$ to Q_H or \overline{Q}_H (Figures 3 and 5) | 4.5 5.5 | 35 30 | 44 37 | 53 45 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Input H to Q_H or \overline{Q}_H (Figures 3 and 6) | | 30 26 | 38 33 | 45 38 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 3 and 4) | 4.5 5.5 | 15 13 | 19 16 | 22 19 | ns |
| C _{in} | Maximum Input Capacitance | - | 10 | 10 | 10 | pF |


| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|--|---|----|
| C_{PD} | Power Dissipation Capacitance (Per Package)* | 40 | рF |

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (MC74HCT165A)


| | | V _{CC} | Guar | anteed Lim | it | |
|---------------------------------|---|-----------------|-------------|----------------|------------|------|
| Symbol | Parameter | v | –55 to 25°C | ≤ 85 °C | ≤125°C | Unit |
| t _{su} | Minimum Setup Time, Parallel Data Inputs to Serial Shift/Parallel Load (Figure 7) | 4.5 5.5 | 15 13 | 19 16 | 22 19 | ns |
| t _{su} | Minimum Setup Time, Input S_A to Clock (or Clock Inhibit) (Figure 8) | 4.5 5.5 | 15 13 | 19 16 | 22 19 | ns |
| t _{su} | Minimum Setup Time, Serial Shift/Parallel Load to Clock (or Clock Inhibit) (Figure 9) | 4.5 5.5 | 15 13 | 19 16 | 22 19 | ns |
| t _{su} | Minimum Setup Time, Clock to Clock Inhibit (Figure 10) | 4.5 5.5 | 15 13 | 19 16 | 22 19 | ns |
| t _h | Minimum Hold Time, Serial Shift/Parallel Load to Parallel Data Inputs (Figure 7) | 4.5 5.5 | 5 5 | 5 5 | 5 5 | ns |
| t _h | Minimum Hold Time, Clock (or Clock Inhibit) to Input S _A (Figure 8) | 4.5 5.5 | 5 5 | 5 5 | 5 5 | ns |
| t _h | Minimum Hold Time, Clock (or Clock Inhibit) to Serial Shift/Parallel Load (Figure 9) | 4.5 5.5 | 5 5 | 5 5 | 5 5 | ns |
| t _{rec} | Minimum Recovery Time, Clock to Clock Inhibit (Figure 10) | 4.5 5.5 | 15 13 | 19 16 | 22 19 | ns |
| t _w | Minimum Pulse Width, Clock (or Clock Inhibit) (Figure 4) | 4.5 5.5 | 15 13 | 19 16 | 22 19 | ns |
| t _w | Minimum Pulse width, Serial Shift/Parallel Load (Figure 5) | 4.5 5.5 | 15 13 | 19 16 | 22 19 | ns |
| t _r , t _f | Maximum Input Rise and Fall Times (Figure 4) | 4.5 5.5 | 500 400 | 500 400 | 500 400 | ns |

SWITCHING WAVEFORMS



| Test | Switch Position | CL | R _L |
|-------------------------------------|-----------------|-------|----------------|
| t _{PLH} / t _{PHL} | Open | 50 pF | 1 kΩ |
| t _{PLZ} / t _{PZL} | V _{CC} | | |
| t _{PHZ} / t _{PZH} | GND | | |

Figure 3. Test Circuit








Figure 5. Parallel-Load Mode




Figure 6. Parallel-Load Mode




Figure 7. Parallel-Load Mode

 $^{^{\}star}C_{L}$ Includes probe and jig capacitance




Figure 8. Serial-Shift Mode

Figure 9. Serial-Shift Mode




Figure 10. Serial-Shift, Clock-Inhibit Mode

PIN DESCRIPTIONS

INPUTS

A, B, C, D, E, F, G, H (Pins 11, 12, 13, 14, 3, 4, 5, 6)

Parallel Data inputs. Data on these inputs are asynchronously entered in parallel into the internal flip-flops when the Serial Shift/Parallel Load input is low.

SA (Pin 10)

Serial Data input. When the Serial Shift/Parallel Load input is high, data on this pin is serially entered into the first stage of the shift register with the rising edge of the Clock.

CONTROL INPUTS

Serial Shift/Parallel Load (Pin 1)

Data-entry control input. When a high level is applied to this pin, data at the Serial Data input (S_A) are shifted into the register with the rising edge of the Clock. When a low level

is applied to this pin, data at the Parallel Data inputs are asynchronously loaded into each of the eight internal stages.

Clock, Clock Inhibit (Pins 2, 15)


Clock inputs. These two clock inputs function identically. Either may be used as an active-high clock inhibit. However, to avoid double clocking, the inhibit input should go high only while the clock input is high.

The shift register is completely static, allowing Clock rates down to DC in a continuous or intermittent mode.

OUTPUTS

Q_H, \overline{Q}_H (Pins 9, 7)

Complementary Shift Register outputs. These pins are the noninverted and inverted outputs of the eighth stage of the shift register.






Figure 12. Timing Diagram

ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|---------------------|------------|----------|-----------------------|
| MC74HC165ADG | HC165AG | SOIC-16 | 48 Units / Rail |
| MC74HC165ADR2G | HC165AG | SOIC-16 | 2500 / Tape & Reel |
| MC74HC165AD2G-Q* | HC165AG | SOIC-16 | 2500 / Tape & Reel |
| MC74HC165ADTR2G | HC 165A | TSSOP-16 | 2500 / Tape & Reel |
| MC74HC165ADTR2G-Q* | HC 165A | TSSOP-16 | 2500 / Tape & Reel |
| MC74HC165AMNTWG | 165A | QFN16 | 3000 / Tape & Reel |
| MC74HC165AMN2TWG | 165A | QFN16 | 3000 / Tape & Reel |
| MC74HC165AMN2TWG-Q* | 165A | QFN16 | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*-}Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

DETAIL B ALTERNATE CONSTRUCTIONS





□ 0.15 C


MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS









DATE 11 DEC 2008

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30 MM FROM TERMINAL. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| | MILLIN | IETERS | |
|-----|----------|--------|--|
| DIM | MIN | MAX | |
| Α | 0.80 | 1.00 | |
| A1 | 0.00 | 0.05 | |
| A3 | 0.20 REF | | |
| b | 0.20 | 0.30 | |
| D | 2.50 BSC | | |
| D2 | 0.85 | 1.15 | |
| Е | 3.50 | BSC | |
| E2 | 1.85 | 2.15 | |
| е | 0.50 | BSC | |
| K | 0.20 | | |
| L | 0.35 | 0.45 | |
| L1 | | 0.15 | |

GENERIC MARKING DIAGRAM*




= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■" may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED **SOLDERING FOOTPRINT***



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AUN36347E | Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|----------------------|---|-------------|
| DECODIBION | QFN16, 2.5X3.5, 0.5P | | PAGE 1 OF 1 |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


DATE 18 OCT 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







| | MILLIM | ETERS | | | |
|---------|----------|----------|----------|--|--|
| DIM | MIN | NOM | MAX | | |
| А | 1.35 | 1.55 | 1.75 | | |
| A1 | 0.10 | 0.18 | 0.25 | | |
| A2 | 1.25 | 1.37 | 1.50 | | |
| b | 0.35 | 0.42 | 0.49 | | |
| С | 0.19 | 0.22 | 0.25 | | |
| D | 9.90 BSC | | | | |
| E | 6.00 BSC | | | | |
| E1 | 3.90 BSC | | | | |
| е | 1.27 BSC | | | | |
| h | 0.25 | | 0.50 | | |
| L | 0.40 | 0.83 | 1.25 | | |
| L1 | | 1.05 REF | | | |
| Θ | 0. | | 7* | | |
| TOLERAN | CE OF FO | RM AND | POSITION | | |
| aaa | | 0.10 | | | |
| bbb | | 0.20 | | | |
| ccc | | 0.10 | | | |
| ddd | | 0.25 | | | |
| eee | | 0.10 | | | |



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D


| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|--------------------------|---|-------------|--|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1 | .27P | PAGE 1 OF 2 | | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| STYLE 1: | | STYLE 2: | | STYLE 3: | | STYLE 4: | |
|----------|---------------|----------|---------------|----------|----------------------|----------|-------------------|
| PIN 1. | COLLECTOR | PIN 1. | CATHODE | PIN 1. | COLLECTOR, DYE #1 | PIN 1. | COLLECTOR, DYE #1 |
| 2. | | 2. | ANODE | 2. | BASE. #1 | 2. | |
| 3. | EMITTER | 3. | NO CONNECTION | 3. | EMITTER, #1 | 3. | |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, #1 | 4. | |
| 5. | EMITTER | 5. | CATHODE | 5. | COLLECTOR, #1 | 5. | |
| 6. | BASE | 6. | NO CONNECTION | 6. | BASE. #2 | 6. | , |
| 7. | COLLECTOR | 7. | | 7. | EMITTER, #2 | 7. | |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, #2 | 8. | |
| | BASE | 9. | CATHODE | 9. | COLLECTOR, #2 | 9. | |
| | EMITTER | 10. | ANODE | 10. | BASE. #3 | 10. | - , |
| | NO CONNECTION | 11. | NO CONNECTION | 11. | - , | 11. | , |
| | EMITTER | | CATHODE | 12. | | 12. | |
| 13. | BASE | 13. | CATHODE | 13. | COLLECTOR, #4 | 13. | |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, #4 | 14. | |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, #4 | 15. | BASE, #1 |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 |
| | | | | | | | |
| STYLE 5: | | STYLE 6: | | STYLE 7: | | | |
| PIN 1. | DRAIN, DYE #1 | PIN 1. | CATHODE | PIN 1. | SOURCE N-CH | | |
| 2. | DRAIN, #1 | 2. | CATHODE | 2. | COMMON DRAIN (OUTPUT |) | |
| 3. | DRAIN, #2 | 3. | CATHODE | 3. | COMMON DRAIN (OUTPUT |) | |
| 4. | DRAIN, #2 | 4. | CATHODE | 4. | | | |
| 5. | DRAIN, #3 | 5. | CATHODE | 5. | COMMON DRAIN (OUTPUT |) | |
| 6. | DRAIN, #3 | 6. | CATHODE | 6. | COMMON DRAIN (OUTPUT |) | |
| 7. | DRAIN, #4 | 7. | CATHODE | 7. | COMMON DRAIN (OUTPUT |) | |
| 8. | DRAIN, #4 | 8. | CATHODE | 8. | SOURCE P-CH | | |
| 9. | GATE, #4 | 9. | ANODE | 9. | SOURCE P-CH | | |
| 10. | SOURCE, #4 | 10. | ANODE | 10. | COMMON DRAIN (OUTPUT |) | |
| 11. | GATE, #3 | | ANODE | 11. | COMMON DRAIN (OUTPUT | | |
| 12. | SOURCE, #3 | | ANODE | 12. | COMMON DRAIN (OUTPUT |) | |
| 13. | GATE, #2 | | ANODE | 13. | GATE N-CH | | |
| 14. | | | ANODE | 14. | | | |
| 15. | GATE, #1 | 15. | ANODE | 15. | COMMON DRAIN (OUTPUT |) | |
| 16. | | | | | | | |
| 10. | SOURCE, #1 | 16. | ANODE | 16. | SOURCE N-CH | | |

| DOCUMENT NUMBER: | 98ASB42566B | P8ASB42566B Electronic versions are uncontrolled except when accessed directly from the printed versions are uncontrolled except when stamped "CONTROLLED CONTROLLED | | | |
|------------------|--------------------------|---|-------------|--|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1 | .27P | PAGE 2 OF 2 | | |


onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

TSSOP-16 WB



MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS



DATE 19 OCT 2006

NOTES

- DIMENSIONING AND TOLERANCING PER
 ANSI V14 FM 1082
- ANSI Y14.5M, 1982.

 CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- INTERLEAD FLASH ON PHOTHOSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL
 IN EXCESS OF THE K DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIMETERS | | INC | HES | |
|-----|-------------|------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 | BSC | 0.026 BSC | | |
| Н | 0.18 | 0.28 | 0.007 | 0.011 | |
| J | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| K | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| L | 6.40 | | 0.252 | BSC | |
| М | 0 ° | 8 ° | 0 ° | 8 ° | |

RECOMMENDED SOLDERING FOOTPRINT*

7.06 1 0.65 PITCH 16X 0.36 1.26 DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code A = Assembly Location

L = Wafer Lot Y = Year W = Work Week G or = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|-------------|--|-------------|--|--|
| DESCRIPTION: | TSSOP-16 | | PAGE 1 OF 1 | | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com