


# **NB100LVEP222MNG Datasheet**

www.digi-electronics.com



DiGi Electronics Part Number	NB100LVEP222MNG-DG
Manufacturer	onsemi
Manufacturer Product Number	NB100LVEP222MNG
Description	IC CLK BUFFER 1:15 1GHZ 52QFN
Detailed Description	Clock Fanout Buffer (Distribution), Divider, Multiple xer IC 1:15 1 GHz 52-VFQFN Exposed Pad

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
NB100LVEP222MNG	onsemi
Series:	Product Status:
100LVEP	Active
Туре:	Number of Circuits:
Fanout Buffer (Distribution), Divider, Multiplexer	1
Ratio - Input:Output:	Differential - Input:Output:
1:15	Yes/Yes
Input:	Output:
LVECL, LVPECL	LVECL, LVPECL
Frequency - Max:	Voltage - Supply:
1 GHz	2.375V ~ 3.8V
Operating Temperature:	Mounting Type:
-40°C ~ 85°C	Surface Mount
Package / Case:	Supplier Device Package:
52-VFQFN Exposed Pad	52-QFN (8x8)
Base Product Number:	
NB100	

# **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	2 (1 Year)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	

# onsemi

# 2.5 V/3.3 V 2:1:15 Differential ECL/PECL ÷1/÷2 Clock Driver

# NB100LVEP222

The NB100LVEP222 is a low skew 2:1:15 differential  $\pm 1/\pm 2$  ECL fanout buffer designed with clock distribution in mind. The LVECL/LVPECL input signal pairs can be used in a differential configuration or single–ended (with V<sub>BB</sub> output reference bypassed and connected to the unused input of a pair). Either of two fully differential clock inputs may be selected. Each of the four output banks of 2, 3, 4, and 6 differential pairs may be independently configured to fanout 1X or 1/2X of the input frequency. When the output banks are configured with the  $\pm 1$  mode, data can also be distributed. The LVEP222 specifically guarantees low output to output skew. Optimal design, layout, and processing minimize skew within a device and from lot to lot. This device is an improved version of the MC100LVE222 with higher speed capability and reduced skew.

The fsel pins and CLK\_Sel pin are asynchronous control inputs. Any changes may cause indeterminate output states requiring an MR pulse to resynchronize any 1/2X outputs (See Figure 3). Unused output pairs should be left unterminated (open) to reduce power and switching noise.

The NB100LVEP222, as with most ECL devices, can be operated from a positive  $V_{CC}/V_{CC0}$  supply in LVPECL mode. This allows the LVEP222 to be used for high performance clock distribution in +2.5/3.3 V systems. In a PECL environment series or Thevenin line, terminations are typically used as they require no additional power supplies. For more information on using PECL, designers should refer to Application Note AN1406/D. For a SPICE model, refer to Application Note AN1560/D.


The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single–ended LVPECL input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub>/V<sub>CC0</sub> via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V<sub>BB</sub> should be left open. Single–ended CLK input operation is limited to a V<sub>CC</sub>/V<sub>CC0</sub> ≥ 3.0 V in LVPECL mode, or V<sub>EE</sub> ≤ -3.0 V in NECL mode.

## Features

- 20 ps Output-to-Output Skew
- 85 ps Part-to-Part Skew
- Selectable 1x or 1/2x Frequency Outputs
- LVPECL Mode Operating Range:  $V_{CC}/V_{CC0} = 2.375$  V to 3.8 V with  $V_{EE} = 0$  V
- NECL Mode Operating Range:  $V_{CC}/V_{CC0} = 0$  V with  $V_{EE} = -2.375$  V to -3.8 V
- Internal Input Pulldown Resistors
- Performance Upgrade to ON Semiconductor's MC100LVE222
- V<sub>BB</sub> Output
- These Devices are Pb–Free, Halogen Free and are RoHS Compliant




### **MARKING DIAGRAM\***



<sup>\*</sup>For additional marking information, refer to Application Note <u>AND8002/D</u>.

### **ORDERING INFORMATION**

Device	Package	Shipping
NB100LVEP222MNG	QFN–52 (Pb–Free)	260 Units / Tray



## Table 1. PIN DESCRIPTION

PIN	FUNCTION
CLK0*, CLK0**	ECL Differential Input Clock
CLK1*, CLK1**	ECL Differential Input Clock
CLK_Sel*	ECL Clock Select
MR*	ECL Master Reset
Qa0:1, Qa0:1	ECL Differential Outputs
Qb0:2, Qb0:2	ECL Differential Outputs
Qc0:3, Qc0:3	ECL Differential Outputs
Qd0:5, Qd0:5	ECL Differential Outputs
fseln*	ECL $\div$ 1 or $\div$ 2 Select
V <sub>BB</sub>	Reference Voltage Output
V <sub>CC</sub> , V <sub>CC0</sub>	Positive Supply, $V_{CC} = V_{CC0}$
V <sub>EE</sub> ***	Negative Supply
NC	No Connect

\* Pins will default LOW when left open.


\*\* Pins will default HIGH when left open.


\*\*\* The thermally conductive exposed pad on the bottom of the package is electrically connected to  $V_{\text{EE}}$  internally.

#### **Table 2. FUNCTION TABLE**

	Fune	ction
Input	L	н
MR CLK_Sel fseln	Active CLK0 ÷1	Reset CLK1 ÷2







### Table 3. ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	37.5 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model	> 2 kV > 200 V > 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Pb-Free Pkg
QFN-52	Level 2
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–O @ 0.125 in
Transistor Count	821 Devices
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	·

1. For additional information, refer to Application Note <u>AND8003/D</u>.

### **Table 4. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub> /V <sub>CC0</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	$V_{CC}/V_{CC0} = 0 V$		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> /V <sub>CC0</sub> = 0 V	$V_{I} \leq V_{CC}/V_{CC0}$ $V_{I} \geq V_{EE}$	6 to 0 –6 to 0	V V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			±0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note)	0 lfpm 500 lfpm	QFN-52 QFN-52	25 19.6	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case) (Note )	2S2P	QFN-52	21	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

			–40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
I <sub>EE</sub>	Power Supply Current	100	125	150	104	130	156	112	140	168	mA	
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV	
V <sub>OL</sub>	Output LOW Voltage (Note 3)	555	680	900	555	680	900	555	680	900	mV	
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) (Note 4)	1335		1620	1335		1620	1275		1620	mV	
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) (Note 4)	555		900	555		900	555		900	mV	
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 5) (Figure 5)	1.2		2.5	1.2		2.5	1.2		2.5	V	
Ι <sub>ΙΗ</sub>	Input HIGH Current			150			150			150	μA	
Ι <sub>ΙL</sub>	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μA	

### Table 5. LVPECL DC CHARACTERISTICS V<sub>CC</sub> = V<sub>CC0</sub> = 2.5 V; V<sub>EE</sub> = 0 V (Note 2)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

2. Input and output parameters vary 1:1 with V<sub>CC</sub>/V<sub>CC0</sub>. V<sub>EE</sub> can vary + 0.125 V to –1.3 V.

3. All loading with 50  $\Omega$  to V<sub>CC</sub>/V<sub>CC0</sub> – 2.0 V. 4. Do not use V<sub>BB</sub> Pin #10 at V<sub>CC</sub>/V<sub>CC0</sub> < 3.0 V (see <u>AND8066/D</u>).

5. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC/VCC0. The VIHCMR range is referenced to the most positive side of the differential input signal.

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	100	125	150	104	130	156	112	140	168	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 7)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 7)	1355	1480	1700	1355	1480	1700	1355	1480	1700	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1355		1700	1355		1700	1355		1700	mV
$V_{BB}$	Output Reference Voltage (Note 8)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 9) (Figure 5)	1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
IIL	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μΑ

## Table 6. LVPECL DC CHARACTERISTICS V<sub>CC</sub> = V<sub>CC0</sub> = 3.3 V; V<sub>EE</sub> = 0.0 V (Note 6)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

6. Input and output parameters vary 1:1 with V<sub>CC</sub>/V<sub>CC0</sub>. V<sub>EE</sub> can vary + 0.925 V to –0.5 V.

7. All loading with 50  $\Omega$  to V\_CC/V\_CC0-2.0 V.

8. Single-Ended input operation is limited V<sub>CC</sub>/V<sub>CC0</sub> ≥ 3.0 V in LVPECL mode.

9. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC/VCC0. The VIHCMR range is referenced to the most positive side of the differential input signal.

## Table 7. LVNECL DC CHARACTERISTICS $V_{CC} = V_{CC0} = 0.0 \text{ V}$ ; $V_{EE} = -3.8 \text{ V}$ to -2.375 V (Note 10)

		–40°C				25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	100	125	150	104	130	156	112	140	168	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 11)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 11)	-1945	-1820	-1600	-1945	-1820	-1600	-1945	-1820	-1600	mV
$V_{IH}$	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1945		-1600	-1945		-1600	-1945		-1600	mV
$V_{BB}$	Output Reference Voltage (Note 12)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13) (Figure 5)	V <sub>EE</sub> + 1.2		0.0	V <sub>EE</sub>	+ 1.2	0.0	V <sub>EE</sub>	+ 1.2	0.0	V
Ι <sub>ΙΗ</sub>	Input HIGH Current			150			150			150	μA
Ι <sub>ΙL</sub>	Input LOW Current CLK CLK	0.5 -150			0.5 -150			0.5 -150			μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

10. Input and output parameters vary 1:1 with  $V_{CC}/V_{CC0}$ .

11. All loading with 50 Ω to V<sub>CC</sub>/V<sub>CC0</sub> – 2.0 V.
12. Single–Ended input operation is limited V<sub>EE</sub> ≤ -3.0 V in NECL mode.
13. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>/V<sub>CC0</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

			<b>−40°C</b>			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>Opp</sub>	Differential Output Voltage (Figure 4) f <sub>out</sub> = 50 MHz f <sub>out</sub> = 0.8 GHz f <sub>out</sub> = 1.0 GHz	500 550 500	600 650 650		500 525 425	600 650 650		500 500 400	600 650 600		mV
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay (Differential Configuration) CLKx-Q <sub>X</sub> MR-Q <sub>XX</sub>	650 700	800 900	900 1200	700 700	875 900	1000 1200	850 700	975 900	1150 1200	ps
t <sub>skew</sub>	Within-Device Skew (Note 15) (+1 Mode) - Qa[0:1] - Qb[0:2] - Qc[0:3] - Qd[0:5]		10 10 20 10	40 40 60 40		10 10 20 10	40 40 60 40		10 10 20 10	40 40 60 40	ps
	– Qa <sub>N</sub> , Qb <sub>N</sub> , Qd <sub>N</sub> – All Outputs		10 20	40 60		10 20	40 60		10 20	40 60	
t <sub>skew</sub>	Within-Device Skew (Note 15) (+2 Mode) - Qa[0:1] - Qb[0:2] - Qc[0:3] - Qd[0:5]		15 15 20 15	70 70 70 70		10 10 20 10	40 40 50 40		15 10 15 15	70 40 70 70	ps
	– Qa <sub>N</sub> , Qb <sub>N</sub> , Qd <sub>N</sub> – All Outputs		15 20	70 70		10 20	40 50		15 15	70 70	
t <sub>skew</sub>	Device-to-Device Skew (Differential Configuration) (Note 16)		85	300		85	300		85	300	ps
t <sub>JITTER</sub>	Random Clock Jitter (Figure 4) (RMS)		1	5		1	4		1	5	ps
V <sub>PP</sub>	Input Swing (Differential Configuration) (Note 17) (Figure 5)	150	800	1200	150	800	1200	150	800	1200	mV
DCO	Output Duty Cycle	49.5	50	50.5	49.5	50	50.5	49.5	50	50.5	%
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time 20%-80%	100	200	300	100	200	300	150	250	350	ps

Table 8. AC CHARACTERISTICS  $V_{CC} = V_{CC0} = 2.375$  to 3.8 V;  $V_{EE} = 0.0$  V or  $V_{CC} = V_{CC0} = 0.0$  V;  $V_{EE} = -2.375$  to -3.8 V v s = 0.0 V or  $V_{CC} = V_{CC0} = 0.0$  V;  $V_{EE} = -2.375$  to -3.8 V v s = 0.0 V or  $V_{CC} = V_{CC0} = 0.0$  V;  $V_{EE} = -2.375$  to -3.8 V v s = 0.0 V or  $V_{CC} = V_{CC0} = 0.0$  V;  $V_{EE} = -2.375$  to -3.8 V v s = 0.0 V or  $V_{CC} = V_{CC0} = 0.0$  V;  $V_{EE} = -2.375$  to -3.8 V v s = 0.0 V or  $V_{CC} = 0.0$  V or  $V_{CC} = 0.0$  V v s = 0.0 V or  $V_{CC} = 0.0$  V or  $V_$ (Note 14)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

14. Measured with LVPECL 750 mV source, 50% duty cycle clock source. All outputs loaded with 50  $\Omega$  to V<sub>CC</sub>/V<sub>CC0</sub> – 2.0 V.

15. Skew is measured between outputs under identical transitions and operating conditions.

16. Device-to-Device skew for identical transitions at identical  $V_{CC}/V_{CC0}$  levels. 17.  $V_{PP}$  is the differential configuration input voltage swing required to maintain AC characteristics including  $t_{PD}$  and device-to-device skew.




Figure 4. Output Voltage (V<sub>OPP</sub>) versus Input Frequency and Random Clock Jitter (t<sub>JITTER</sub>) @ 25°C




Figure 5. LVPECL Differential Input Levels




Figure 6. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

#### **Resource Reference of Application Notes**


- AN1405/D-ECL Clock Distribution TechniquesAN1406/D-Designing with PECL (ECL at +5.0 V)AN1503/D-ECLinPS™ I/O SPiCE Modeling Kit
- AN1504/D Metastability and the ECLinPS Family
- AN1568/D Interfacing Between LVDS and ECL
- AN1642/D The ECL Translator Guide
- AND8001/D Odd Number Counters Design
- AND8002/D Marking and Date Codes
- AND8020/D Termination of ECL Logic Devices
- AND8066/D Interfacing with ECLinPS
- AND8090/D AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

# semi

# **MECHANICAL CASE OUTLINE**

PACKAGE DIMENSIONS



onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make charges without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specification by customer's technical experts. onsemi does not cunvey any license under any of its intellectual property rights on the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, cos

#### ADDITIONAL INFORMATION

#### TECHNICAL PUBLICATIONS:

Technical Library: <u>www.onsemi.com/design/resources/technical-documentation</u> onsemi Website: www.onsemi.com ONLINE SUPPORT: www.onsemi.com/support For additional information, please contact your local Sales Representative at www.onsemi.com/suport/sales



# **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

	<section-header></section-header>		
Marchine     Marchine       Marchine     M	Market	Marchine     Marchine     Image: Control of the sector of the sec	





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.