

# **NB4N507ADR2G Datasheet**

www.digi-electronics.com



**DiGi Electronics Part Number** Manufacturer

Manufacturer Product Number

Description

**Detailed Description** 

NB4N507ADR2G-DG

onsemi

NB4N507ADR2G

IC CLK/FREQ SYNTH 16SOIC

Clock/Frequency Synthesizer IC 200MHz 1 16-SOIC (0.154", 3.90mm Width)

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
NB4N507ADR2G	onsemi
Series:	Product Status:
	Active
DiGi-Electronics Programmable:	Туре:
Not Verified	Clock/Frequency Synthesizer
PLL:	Input:
Yes	Clock, Crystal
Output:	Number of Circuits:
PECL	1
Ratio - Input:Output:	Differential - Input:Output:
1:1	No/Yes
Frequency - Max:	Divider/Multiplier:
200MHz	Yes/Yes
Voltage - Supply:	Operating Temperature:
3V ~ 5.5V	-40°C ~ 85°C
Mounting Type:	Package / Case:
Surface Mount	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package:	Base Product Number:

# **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	

# onsemi

# 3.3 V/5 V, 50 MHz to 200 MHz PECL Clock Synthesizer

# NB4N507A

# Description

The NB4N507A is a precision clock synthesizer which generates a very low jitter differential PECL output clock. It produces a clock output based on an integer multiple of an input reference frequency.

The NB4N507A accepts a standard fundamental mode crystal, using Phase–Locked–Loop (PLL) techniques, will produce output clocks up to 200 MHz. In addition, the PLL circuitry will produce a 50% duty cycle square–wave clock output (see Figure 7).

The NB4N507A can be programmed to generate a selection of input reference frequency multiples. An exact 155.52 MHz output clock can be generated from a 19.44 MHz crystal and the x8 multiplier selection. The NB4N507A is intended for low output jitter clock generation.

The PECL outputs are 15 mA open collector and must be DC loaded and AC terminated. See Figures 4 and 6.

# Features

- Input Crystal Frequency of 10 27 MHz
- Enable Usage of Common Low-Cost Crystal
- Differential PECL Output Clock Frequencies up to 200 MHz
- Duty Cycle of 48%/52%
- Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 5.5 V
- Ideal for SONET Applications and Oscillator Manufacturers
- Available in Die Form
- Packaged in 16-Pin Narrow SOIC
- Pb-Free Packages are Available\*




Figure 1. Simplified Logic Block Diagram


\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2007 June, 2024 – Rev. 5




SOIC-16 D SUFFIX CASE 751B-05

# MARKING DIAGRAM




## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet. NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 6.









S1	S0	Multiplier
L	L	9.72X*
L	М	10X
L	Н	12X
М	L	6.25X
М	М	8X
М	Н	5X
Н	L	NA
Н	М	3X
Н	Н	4X

Table 1. CLOCK MULTIPLIER SELECT TABLE

\*Example Crystal = 16 MHz, f<sub>CLKOUT</sub> = 155.52 MHz

L = GND $H = V_{-}$ 

 $H = V_{DD}$ M = OPEN

# Table 2. OE, OUTPUT ENABLE FUNCTION

OE	Function
0	Disable
1	Enable

#### NB4N507ADR2G onsemi IC CLK/FREQ SYNTH 16SOIC

# **NB4N507A**

# **Table 3. PIN DESCRIPTION**

Pin # SOIC-16	Name	I/O	Description
1	X1/CLK	Crystal Input	Crystal or Clock Input
2,3	V <sub>DD</sub>	Power Supply	Positive Supply Voltage (3.0 V to 5.5 V)
4	S1	Tri-Level Input	Multiplier Select Pin; When Left Open, Defaults to $V_{\mbox{DD}}\div2$
5,6	GND	Power Supply	Negative Supply Voltage
7,10,11,12, 15	NC	No Connect	Pin 10 does not require an external resistor. The NB4N507A will function with or without a resistor on Pin 10.
8	CLKOUT	PECL Output*	Non-inverted differential PECL clock output.
9	CLKOUT	PECL Output*	Inverted differential PECL clock output.
13	OE	(LV)CMOS/(LV)TTL Input	Output Enable for the CLKOUT/CLKOUT Outputs. Outputs are enabled when HIGH or when left open; OE pin has internal pullup resistor. Disables both outputs when LOW. CLKOUT goes LOW, CLKOUT goes HIGH.
14	S0	Tri-Level Input	Multiplier Select Pin; When Left Open, Defaults to V_DD $\div$ 2
16	X2	Crystal Input	Crystal Input

\*The PECL Outputs are 15 mA open collector and must be DC loaded and AC terminated. See Figures 4, 5 and 6.

# **Table 4. ATTRIBUTES**

Characteristics	Value	
ESD Protection Human Body Model Machine Model Charged Device Model	> 1 kV > 150 V > 1 kV	
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Level 1	
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
Transistor Count	1145 Devices	
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test		

1. For additional information, see Application Note AND8003/D.

# **Table 5. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		6	V
VI	Input Voltage			$GND-0.5 \leq V_{I} \leq V_{DD}+0.5$	V
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-16	100 60	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	(Note 2)	SOIC-16	33 to 36	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free	< 3 sec @ 248°C < 3 sec @ 260°C		265 265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 2. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

# **NB4N507A**

Symbol	Characteristic		Min	Тур	Max	Unit
I <sub>DD</sub>	Power Supply Current V <sub>DD</sub> = 5 V (does not include output load resistor current)	V <sub>DD</sub> = 3.3 V	15 10	27 23	35 30	mA mA
V <sub>OH</sub>	Output HIGH Voltage (Notes 5 & 6) V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> = 5 V	3.95 2.57	4.05 2.67	4.15 2.77	V
V <sub>OL</sub>	Output LOW Voltage (Notes 5 & 6) V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> = 5 V	3.12 1.90	3.20 2.00	3.30 2.10	V
V <sub>IH</sub>	Input HIGH Voltage (Note 4) S0, S1, X1/CLK OE		V <sub>DD</sub> - 0.5 2.0		V <sub>DD</sub>	V
V <sub>IL</sub>	Input LOW Voltage,(Note 4) S0, S1, X1/CLK OE		0		0.5 0.8	V
C <sub>x</sub>	Internal Crystal Capacitance, X1 & X2			0		pF
C <sub>in</sub>	Input Capacitance, S0, S1, OE			5.0		pF

Table 6. DC CHARACTERISTICS ( $V_{DD}$  = 3.0 V to 5.5 V, GND = 0 V, T<sub>A</sub> = -40°C to +85°C (Note 3))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

3. PECL output parameters vary 1:1 with V<sub>DD</sub>.

4. S0 and S1 default to  $V_{DD} \div 2$  when left open.

## Table 7. AC CHARACTERISTICS (V<sub>DD</sub> = 3.0 V to 5.5 V, GND = 0 V, T<sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C (Note 5))

Symbol	Characteristic	Min	Тур	Max	Unit
f <sub>Xtal</sub>	Crystal Input Frequency (Note 7)	10		27	MHz
f <sub>CLK</sub>	Input Clock Frequency (Note 8)	5		52	MHz
fout	Output Frequency Range	50		200	MHz
V <sub>out pk-pk</sub>	Output Amplitude	550	680		mV
DC	Clock Output Duty Cycle (Note 8)	48		52	%
PLL <sub>BW</sub>	PLL Bandwidth (Note 8)	10			kHz
t <sub>jitter (pd)</sub>	Period Jitter (RMS, 1σ, 10,000 Cycles)			10	ps
t <sub>jitter (pd)</sub>	Period Jitter (Peak-to-Peak, 10,000 Cycles)			±20	ps
tr/tf	Output Rise and Fall Times (Note 8)	50	270	500	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

5. PECL outputs loaded with external resistors for proper operation (see Figures 4, 5 and 6).

 V<sub>OH</sub> and V<sub>OL</sub> can be set by the external resistors, which can be modified.
The crystal should be fundamental mode, parallel resonant. Do not use third overtone. For exact tuning when using a crystal, capacitors should be connected from pins X1 to ground and X2 to ground. The value of these capacitors is given by the following equation, where CL is the specified crystal load capacitance: Crystal caps (pF) = (CL-5) x 2. So, for a crystal with 16 pF load capacitance, use two 22 pF caps, including board trace capacitance (see Figure 7).

8. Guaranteed by design and characterization.





Figure 4. Output Structure

# NB4N507A








Figure 6. Alternate Termination for Output Driver and Device Evaluation

# NB4N507A

# **APPLICATIONS INFORMATION**

High Frequency Differential PECL Oscillators: The NB4N507A, along with a low frequency fundamental mode crystal, can build a high frequency differential PECL output oscillator. For example, a 10 MHz crystal connected to the NB4N507A with the 12X output selected (S1 = 0, S0 = 1) produces a 120 MHz PECL output clock.

## **Crystal Oscillator Input Interface**

The NB4N507A features an integrated crystal oscillator to minimize system implementation costs. The oscillator circuit is a parallel resonant circuit and thus, for optimum performance, a parallel resonant crystal should be used.

As the oscillator is somewhat sensitive to loading on its inputs, the user is advised to mount the crystal as close to the NB4N507A as possible to avoid any board level parasitics. Surface mount crystals are recommended, but not required.




Figure 7. Crystal Input Interface

#### **ORDERING INFORMATION**

**High Frequency VCXO:** The bandwidth of the PLL is guaranteed to be greater than 10 kHz. This means that the PLL will track any modulation on the input with a frequency of less than 10 kHz. By using this property, a low frequency VCXO can be built. The output can then be multiplied by the NB4N507A, thereby producing a high frequency VCXO.

**High Frequency TCXO:** Extending the previous application, an inexpensive, low frequency TCXO can be built and the output frequency can be multiplied using the NB4N507A. Since the output of the chip is phase–locked to the input, the NB4N507A has no temperature dependence, and the temperature coefficient of the combined system is the same as that of the low frequency TCXO.

#### **Decoupling and External Components**

The NB4N507A requires a 0.01  $\mu$ F decoupling capacitor to be connected between V<sub>DD</sub> and GND on pins 2 and 5. It must be connected close to the NB4N507A. Other V<sub>DD</sub> and GND connections should be connected to those pins, or to the V<sub>DD</sub> and GND planes on the board. Another four resistors are needed for the PECL outputs as shown in Figure 4. Suggested values of these resistors are shown, but they can be varied to change the differential pair output swing, and the DC level.

Device	Package	Shipping <sup>†</sup>
NB4N507ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel

#### DISCONTINUED (Note 9)

NB4N507ADG	SOIC-16 (Pb-Free)	48 Units / Rail
------------	----------------------	-----------------

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

9. **DISCONTINUED:** This device is not recommended for new design. Please contact your **onsemi** representative for information. The most current information on this device may be available on <u>www.onsemi.com</u>.

NB4N507ADR2G onsemi IC CLK/FREQ SYNTH 16SOIC

# NB4N507A

<b>Resource Reference</b>	of Application Notes
---------------------------	----------------------

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	_	AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.




PACKAGE DIMENSIONS


#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B **ISSUE M**


### DATE 18 OCT 2024


NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018. 1.
- DIMENSION IN MILLIMETERS. ANGLE IN DEGREES. 2.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE. 4.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE 5 DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE **b** DIMENSION AT MAXIMUM MATERIAL CONDITION.











\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2	

onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

### DATE 18 OCT 2024

# GENERIC MARKING DIAGRAM\*

16	A	H	A.	-A	- A	A	A.	Æ
		XX)	XX	XX	XX	XX	(X)	G
		XX						
	0		A١	WĽ	ΥW	/W		
1	H	Н	Н	H	Н	H	Н	Ъ

XXXXX = Specific Device Code

= Assembly Location

- WL = Wafer Lot
- Y = Year

А

- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

07050		077/150		070 5 0		-	
STYLE 1: PIN 1.	COLLECTOR	STYLE 2: PIN 1.	CATHODE	STYLE 3: PIN 1.		TYLE 4: PIN 1.	COLLECTOR DVE #1
	BASE	PIN 1. 2.		PIN 1. 2.	COLLECTOR, DYE #1 BASE. #1	PIN 1. 2.	
2.	EMITTER	2.	NO CONNECTION	2.		2.	
•••				•••	EMITTER, #1		••••
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	
7.	COLLECTOR		ANODE	7.		7.	
	COLLECTOR		CATHODE		COLLECTOR, #2	8.	
	BASE		CATHODE		COLLECTOR, #3		BASE, #4
	EMITTER		ANODE		BASE, #3		EMITTER, #4
	NO CONNECTION		NO CONNECTION		EMITTER, #3		BASE, #3
	EMITTER		CATHODE		COLLECTOR, #3		EMITTER, #3
	BASE		CATHODE		COLLECTOR, #4		BASE, #2
	COLLECTOR		NO CONNECTION		BASE, #4		EMITTER, #2
	EMITTER		ANODE		EMITTER, #4		BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	DRAIN, #2	3.	CATHODE	3.			
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH		
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT)		
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT)		
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT)		
8.	DRAIN, #4	8.	CATHODE	8.			
9.	GATE. #4	9.	ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4	10.	ANODE	10.			
11.	GATE. #3		ANODE	11.	· · · · ·		
12.	SOURCE, #3		ANODE	12.			
13.	GATE. #2		ANODE	13.			
14.	SOURCE, #2		ANODE	14.	•••••		
15.	GATE, #1		ANODE	15.	COMMON DRAIN (OUTPUT)		
16.	SOURCE, #1		ANODE	16.	SOURCE N-CH		
10.	0001102, #1	10.	ANODE	10.			

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others. NB4N507ADR2G onsemi IC CLK/FREQ SYNTH 16SOIC

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any dovices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable atorney fees arising out of, directly or indirectly, any claim of pers

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: <u>www.onsemi.com/design/resources/technical-documentation</u> onsemi Website: <u>www.onsemi.com</u> ONLINE SUPPORT: www.onsemi.com/support For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



# **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

	<section-header></section-header>		
Marginary Marginary   Marginary	Market	Marchine Marchine Image: Control of the sector of the sec	





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.