


## NB7L1008MMNR4G Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number NB7L1008MMNR4G-DG

Manufacturer onsemi

Manufacturer Product Number NB7L1008MMNR4G

Description IC CLK BUFFER 1:8 8GHZ 32QFN

Detailed Description Clock Fanout Buffer (Distribution) IC 1:8 8 GHz 32-V

FQFN Exposed Pad



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



### **Purchase and inquiry**

Manufacturer Product Number:	Manufacturer:
NB7L1008MMNR4G	onsemi
Series:	Product Status:
GigaComm™	Active
Туре:	Number of Circuits:
Fanout Buffer (Distribution)	1
Ratio - Input:Output:	Differential - Input:Output:
1:8	Yes/Yes
Input:	Output:
CML, LVCMOS, LVDS, LVPECL, LVTTL	CML
Frequency - Max:	Voltage - Supply:
8 GHz	2.375V ~ 3.6V
Operating Temperature:	Mounting Type:
-40°C ~ 85°C	Surface Mount
Package / Case:	Supplier Device Package:
32-VFQFN Exposed Pad	32-QFN (5x5)
Base Product Number:	
NB7L1008	

### **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	



# 2.5 V/3.3 V 1:8 CML Fanout Buffer

## Multi-Level Inputs w/ Internal Termination

#### **NB7L1008M**

#### **Description**

The NB7L1008M is a high performance differential 1:8 Clock/Data fanout buffer. The NB7L1008M produces eight identical output copies of Clock or Data operating up to 6 GHz or 10.7 Gb/s, respectively. As such, the NB7L1008M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications. The differential inputs incorporate internal 50  $\Omega$  termination resistors that are accessed through the VT pin. This feature allows the NB7L1008M to accept various logic standards, such as LVPECL, CML, LVDS, LVCMOS or LVTTL logic levels. The  $V_{REFAC}$  reference output can be used to rebias capacitor–coupled differential or single–ended input signals. The 1:8 fanout design was optimized for low output skew applications. The NB7L1008M is a member of the GigaComm  $^{\text{\tiny TM}}$  family of high performance clock products.


#### **Features**

- Input Data Rate > 12 Gb/s Typical
- Data Dependent Jitter < 20 ps
- Maximum Input Clock Frequency > 8 GHz Typical
- Random Clock Jitter < 0.8 ps RMS
- Low Skew 1:8 CML Outputs, < 25 ps max
- Multi-Level Inputs, accepts LVPECL, CML, LVDS
- 160 ps Typical Propagation Delay
- 45 ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Operating Range:  $V_{CC} = 2.375 \text{ V}$  to 3.6 V, GND = 0 V
- Internal Input Termination Resistors, 50  $\Omega$
- V<sub>REFAC</sub> Reference Output
- QFN-32 Package, 5 mm x 5 mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices



QFN32 MN SUFFIX CASE 488AM

#### **MARKING DIAGRAM**




A = Assembly Location

WL = Wafer Lot
YY = Year
WW = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

#### SIMPLIFIED LOGIC DIAGRAM



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 9 of this data sheet




Figure 1. 32-Lead QFN Pinout (Top View)

**Table 1. PIN DESCRIPTION** 

Pin	Name	I/O	Description
3, 6	IN, ĪN	LVPECL, CML, LVDS Input	Non-inverted / Inverted Differential Clock/Data Input. Note 1
4	VT		Internal 50 $\Omega$ Termination Pin for IN and $\overline{\mbox{IN}}$
2, 7 17,24	GND		Negative Supply Voltage. (Note 2)
1, 8, 9, 16, 18, 23, 25, 32	V <sub>CC</sub>		Positive Supply Voltage. (Note 2)
31, 30, 29, 28, 27, 26, 22, 21, 20, 19, 15, 14, 13, 12, 11, 10		CML	Non-inverted / Inverted Differential Output. (Note 1)
5	VREFAC		Output Voltage Reference for Capacitor-Coupled Inputs, only
-	EP	-	The Exposed Pad (EP) on the QFN-24 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND and is recommended to be electrically connected to GND on the PC board.

In the differential configuration when the input termination pin (V<sub>T</sub>) is connected to a common termination voltage or left open, and if no signal is applied on IN/IN, then the device will be susceptible to self–oscillation. Qn/Qn outputs have internal 50 Ω source termination resistors.

<sup>2.</sup> All V<sub>CC</sub> and GND pins must be externally connected to the same power supply voltage to guarantee proper device operation.

**Table 2. ATTRIBUTES** 

Characteristics	Value
ESD Protection Human Body Model Machine Model	> 2 kV > 200 V
Moisture Sensitivity (Note 3) Indefinite Time of the Drypack QFN-32	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	263
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	•

<sup>3.</sup> For additional information, refer to Application Note AND8003/D.

#### **Table 3. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		4.0	V
V <sub>IN</sub>	Input Voltage	GND = 0 V		–0.5 to V <sub>CC</sub>	V
V <sub>INPP</sub>	Differential Input Voltage  IN - ĪN			1.89	V
I <sub>IN</sub>	Input Current Through R <sub>T</sub> (50 Ω Resistor)			±40	mA
l <sub>out</sub>	Output Current	Continuous Surge		34 40	mA
I <sub>VFREFAC</sub>	V <sub>REFAC</sub> Sink/Source Current			±1.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θJA	Thermal Resistance (Junction-to-Ambient) (Note 4) TGSD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias	0 Ifpm 500 Ifpm	QFN-32 QFN-32	31 27	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

should not be assumed, damage may occur and reliability may be affected.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS – CML OUTPUT  $V_{CC}$  = 2.375 V to 3.6 V, GND = 0 V,  $T_A$  = -40°C to 85°C (Note 6)

Symbol	Characteristic	Min	Тур	Max	Unit
POWER	SUPPLY				
V <sub>CC</sub>	Power Supply Voltage $ \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array} $	3.0 2.375	3.3 2.5	3.6 2.625	V
POWER	SUPPLY CURRENT				
I <sub>CC</sub>	Power Supply Current, Inputs and Outputs Open		265	315	mA
CML OU	TPUTS (Note 5, Figures 10 and 11)				
V <sub>OH</sub>	Output HIGH Voltage $ \begin{aligned} \text{V}_{CC} &= 3.3 \text{V} \\ \text{V}_{CC} &= 2.5 \text{V} \end{aligned} $	V <sub>CC</sub> – 30 3270 2470	V <sub>CC</sub> - 10 3290 2490	V <sub>CC</sub> 3300 2500	mV
V <sub>OL</sub>	Output LOW Voltage $ \begin{aligned} V_{CC} &= 3.3 V \\ V_{CC} &= 2.5 V \end{aligned} $	V <sub>CC</sub> – 600 2700 1900	V <sub>CC</sub> – 400 2900 2100	V <sub>CC</sub> – 350 2950 2150	mV
DIFFERE	NTIAL INPUTS DRIVEN SINGLE-ENDED (Notes 7 and 8) (Figu	res 6 and 8)			
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	V <sub>th</sub> + 100		V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-Ended Input LOW Voltage	GND		V <sub>th</sub> – 100	mV
$V_{th}$	Input Threshold Reference Voltage Range	1100		V <sub>CC</sub> – 100	mV
V <sub>ISE</sub>	Single-Ended Input Voltage (V <sub>IH</sub> - V <sub>IL</sub> )	200		1200	mV
V <sub>REFAC</sub>					
V <sub>REFAC</sub>	Output Reference Voltage @ 100 $\mu$ A for Capacitor – Coupled Inputs, Only $\begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array}$	V <sub>CC</sub> - 1375 V <sub>CC</sub> - 1325	V <sub>CC</sub> - 1200 V <sub>CC</sub> - 1200	V <sub>CC</sub> - 1100 V <sub>CC</sub> - 1075	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (IN, IN) (Note 9) (Fig	gures 4 and 7)			
$V_{IHD}$	Differential Input HIGH Voltage	1100		V <sub>CC</sub>	mV
$V_{ILD}$	Differential Input LOW Voltage	GND		V <sub>IHD</sub> – 100	mV
$V_{ID}$	Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )	100		1200	mV
I <sub>IH</sub>	Input HIGH Current	-150	40	+150	μΑ
I <sub>IL</sub>	Input LOW Current	-150	5	+150	μΑ
TERMINA	ATION RESISTORS				
R <sub>TIN</sub>	Internal Input Termination Resistor	45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 5. CML outputs loaded with 50  $\Omega$  to Vcc for proper operation.
  6. Input and output parameters vary 1:1 with V<sub>CC</sub>.
  7. V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously.
  8. V<sub>th</sub> is applied to the complementary input when operating in single–ended mode.
  9. V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub>, and V<sub>CMR</sub> parameters must be complied with simultaneously.

Table 5. AC CHARACTERISTICS  $V_{CC}$  = 2.375 V to 3.6 V, GND = 0 V,  $T_A$  = -40°C to 85°C (Note 10)

Symbol	Characteristic	Min	Тур	Max	Unit
f <sub>DATA</sub>	Maximum Operating Input Data Rate	10	12		Gb/s
f <sub>INCLK</sub>	Maximum Input Clock Frequency, V <sub>OUTPP</sub> ≥ 200 mV	6	8		GHz
V <sub>OUTPP</sub>	Output Voltage Amplitude (see Figures 2 and 5, Note 11) $f_{in} \leq 4 \text{ GHz} \\ f_{in} \leq 6 \text{ GHz}$	200 200	400 350		mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Configuration, Note 12, Figure 9)	600		V <sub>CC</sub> – 50	mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential, IN/IN to Qn/Qn	100	160	250	ps
t <sub>PLH</sub> TC	Propagation Delay Temperature Coefficient -40°C to +85°C		35		fs/°C
t <sub>DC</sub>	Output Clock Duty Cycle f <sub>in</sub> ≤ 6 GHz	45	49/51	55	%
t <sub>SKEW</sub>	Duty Cycle Skew (Note 13) Within Device Skew (Note 14) Device to Device Skew (Note 15)		0.15 7 25	1 25 70	ps
<sup>‡</sup> JITTER	Clock Jitter RMS, 1000 Cycles (Note 16) $f_{in} \le 6$ GHz Data Dependent Jitter (DDJ) (Note 17) $\le 10$ Gb/s		0.2 3	0.8 20	ps
V <sub>INPP</sub>	Input Voltage Swing (Differential Configuration) (Note 18) (Figure 5)	100		1200	mV
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Times (20% - 80%) Qn, Qn	20	45	70	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 10. Measured using a 400 mV source, 50% duty cycle 1 GHz clock source. All outputs must be loaded with external 50  $\Omega$  to  $V_{CC}$ . Input edge rates 40 ps (20% 80%).
- 11. Output voltage swing is a single-ended measurement operating in differential mode.
- 12. VIHD<sub>MIN</sub> ≥ 1100 mV.
- 13. Duty cycle skew is measured between differential outputs using the deviations of the sum of  $T_{pw}$  and  $T_{pw}$  @ 1 GHz.
- 14. Within device skew compares coincident edges.
- 15. Device to device skew is measured between outputs under identical transition
- 16. Additive CLOCK jitter with 50% duty cycle clock signal.
- 17. Additive Peak-to-Peak jitter with input NRZ data at PRBS23.
- 18. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 2. Output Voltage Amplitude (V<sub>OUTPP</sub>) vs. Input Frequency (f<sub>in</sub>) at Ambient Temperature (Typical)





Figure 3. Input Structure






Figure 4. Differential Inputs Driven Differentially

Figure 5. AC Reference Measurement




Figure 6. Differential Input Driven Single-Ended




Figure 7. Differential Inputs Driven Differentially




Figure 8. V<sub>th</sub> Diagram




Figure 9. V<sub>CMR</sub> Diagram




Figure 10. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8173/D</u>)




Figure 11. Typical CML Output Structure and Termination




Figure 12. LVPECL Interface

Figure 13. LVDS Interface




Figure 14. Standard 50  $\Omega$  Load CML Interface

Figure 15. Capacitor–Coupled
Differential Interface
(V<sub>T</sub> Connected to V<sub>REFAC</sub>)

\* $V_{REFAC}$  bypassed to ground with a 0.01  $\mu F$  capacitor




Figure 16. Capacitor–Coupled Single–Ended Interface (V<sub>T</sub> Connected to V<sub>REFAC</sub>)




Figure 17. Tape and Reel Pin 1 Quadrant Orientation

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB7L1008MMNG	QFN32 (Pb-Free)	74 Units / Tube
NB7L1008MMNR4G	QFN32 (Pb-Free)	1,000 / Tape & Reel (Pin 1 Orientation in Quadrant B, Figure 17)

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>.

**DETAIL A** ALTERNATE TERMINAL CONSTRUCTIONS

MOLD CMPD

**DETAIL B** ALTERNATE CONSTRUCTION

EXPOSED Cu

SEATING



PIN ONE -LOCATION

0.15 С


0.10 С

0.08 C

0.15 C

## **MECHANICAL CASE OUTLINE**

PACKAGE DIMENSIONS



E

**DATE 23 OCT 2013** 

#### NOTES:

- 1. DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30MM FROM THE TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.80	1.00	
A1		0.05	
А3	0.20	REF	
b	0.18	0.30	
D	5.00	BSC	
D2	2.95	3.25	
E	5.00	BSC	
E2	2.95	3.25	
е	0.50 BSC		
K	0.20		
L	0.30	0.50	
11		0.15	

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code

= Assembly Location WL = Wafer Lot

= Year VV WW = Work Week = Pb-Free Package

(Note: Microdot may be in either loca-

tion) \*This information is generic. Please refer to device data sheet for actual part marking.


Pb-Free indicator, "G" or microdot " ■", may or may not be present.

NOTE 4	SIDE VIEW	PLANE
DETAIL Ą	\ <b>-</b> D2→ -	V
32X L →	8 D2 T T T T T T T T T T T T T T T T T T	
	e >	0.10 (M) C A B
	e/2 → - BOTTOM VIFW	⊕ 0.05 M C NOTE 3

**TOP VIEW** 

DETAIL B

#### **RECOMMENDED** SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON20032D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	QFN32 5x5 0.5P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



#### **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com