NB7L572MNR4G Datasheet

www.digi-electronics.com

DiGi Electronics Part Number	NB7L572MNR4G-DG
Manufacturer	onsemi
Manufacturer Product Number	NB7L572MNR4G
Description	IC CLK MULTIPLX 4:2 8GHZ 32QFN
Detailed Description	Clock Multiplexer, Translator IC 4:2 8 GHz 32-VFQFN Exposed Pad

https://www.DiGi-Electronics.com

Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
NB7L572MNR4G	onsemi
Series:	Product Status:
GigaComm™	Active
Type:	Number of Circuits:
Multiplexer, Translator	1
Ratio - Input:Output:	Differential - Input:Output:
4:2	Yes/Yes
Input:	Output:
CML, LVDS, LVPECL	LVPECL
Frequency - Max:	Voltage - Supply:
8 GHz	2.375V ~ 3.6V
Operating Temperature:	Mounting Type:
-40°C ~ 85°C	Surface Mount
Package / Case:	Supplier Device Package:
32-VFQFN Exposed Pad	32-QFN (5x5)
Base Product Number:	
NB7L572	

Environmental & Export classification

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	

onsemi

2.5 V / 3.3 V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout / Translator

Multi−Level Inputs w/ Internal Termination

NB7L572

QFN32
MN SUFFIX
CASE 488AM

The NB7L572 is a high performance differential 4:1 Clock/Data input multiplexer and a 1:2 LVPECL Clock/Data fanout buffer. The INx/$\overline{INx}$ inputs includes internal 50 Ω termination resistors and will accept differential LVPECL, CML, or LVDS logic levels. The NB7L572 incorporates a pair of Select pins that will choose one of four differential inputs and will produce two identical LVPECL output copies of Clock or Data operating up to 7 GHz or 10 Gb/s, respectively. As such, NB7L572 is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications.

The NB7L572 INx/$\overline{INx}$ inputs, outputs and core logic are powered by a 2.5 V $\pm$ 5% V or 3.3 V $\pm$ 10% power supply. The two differential LVPECL outputs will swing 750 mV when externally terminated with a 50 Ω resistor to $V_{CC} - 2$ V, and are optimized for low skew and minimal jitter.

The NB7L572 is offered in a low profile 5x5 mm 32-pin QFN Pb-free package. Application notes, models, and support documentation are available at www.onsemi.com.

The NB7L572 is a member of the GigaComm™ family of high performance clock products.

Features

- Input Data Rate > 10.7 Gb/s Typical
- Data Dependent Jitter < 15 ps
- Maximum Input Clock Frequency > 7 GHz Typical
- Random Clock Jitter < 0.8 ps RMS
- Low Skew 1:2 LVPECL Outputs, < 15 ps max
- 4:1 Multi−Level Mux Inputs, Accepts LVPECL, CML LVDS
- 150 ps Typical Propagation Delay
- 45 ps Typical Rise and Fall Times
- Differential LVPECL Outputs, 750 mV Peak-to-Peak, Typical
- Operating Range: V_{CC} = 2.375 V to 3.6 V
- Internal 50 Ω Input Termination Resistors
- V_{REFAC} Reference Output
- −40°C to +85°C Ambient Operating Temperature
- These are Pb−Free Devices

MARKING DIAGRAM*

NB7L
572
AWLYYWWG

A	= Assembly Site
WL	= Wafer Lot
YY	= Year
WW	= Work Week
G	= Pb−Free Package

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

NB7L572

**Figure 1. Pinout Configuration** (Top View)

Table 1. INPUT SELECT FUNCTION TABLE

SEL1*	SEL0*	Clock / Data Input Selected
0	0	IN0 Input Selected
0	1	IN1 Input Selected
1	0	IN2 Input Selected
1	1	IN3 Input Selected

*Defaults HIGH when left open.

NB7L572

Table 2. PIN DESCRIPTION

Pin	Name	I/O	Description
1, 4 5, 8 25, 28 29, 32	IN0, $\overline{IN0}$ IN1, $\overline{IN1}$ IN2, $\overline{IN2}$ IN3, $\overline{IN3}$	LVPECL, CML, LVDS Input	Non–inverted, Inverted, Differential Clock or Data Inputs.
2, 6 26, 30	VT0, VT1 VT2, VT3		Internal 100 Ω Center–tapped Termination Pin for INx / $\overline{INx}$
15 18	SEL0 SEL1	LVTTL/LVCMOS Input	Input Select pins, default HIGH when left open through a 28k–Ω pull–up resistor. Input logic threshold is $V_{CC}/2$. See Select Function, Table 1.
14, 19	NC	–	No Connect
10, 13, 16 17, 20, 23	VCC	–	Positive Supply Voltage. All V_{CC} pins must be connected to the positive power supply for correct DC and AC operation.
11, 12 21, 22	$\overline{Q0}$, Q0 $\overline{Q1}$, Q1	LVPECL Output	Inverted, Non–inverted Differential Outputs.
9, 24	GND		Negative Supply Voltage, connected to Ground
3 7 27 31	VREFAC0 VREFAC1 VREFAC2 VREFAC3	–	Output Voltage Reference for Capacitor–Coupled Inputs
–	EP	–	The Exposed Pad (EP) on the QFN–32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat–sinking conduit. The pad is electrically connected to the die, and must be electrically connected to GND.

1. In the differential configuration when the input termination pins (VT0, VT1, VT2, VT3) are connected to a common termination voltage or left open, and if no signal is applied on INx / $\overline{INx}$ input, then the device will be susceptible to self–oscillation.
2. All VCC, and GND pins must be externally connected to a power supply for proper operation.

NB7L572

Table 3. ATTRIBUTES

Characteristic		Value
ESD Protection	Human Body Model Machine Model	> 4 kV > 150 V
Input Pullup Resistor (R_{PU})		28 kΩ
Moisture Sensitivity (Note 3)	QFN32	Level 1
Flammability Rating Oxygen Index: 28 to 34		UL 94 V−0 @ 0.125 in
Transistor Count		205
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test		

3. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V_{CC}	Positive Power Supply	GND = 0 V		−0.5 to +4.0	V
V_{IN}	Positive Input Voltage	GND = 0 V		−0.5 to V_{CC} +0.5	V
V_{INPP}	Differential Input Voltage |IN − $\overline{IN}$|			1.89	V
I_{out}	LVPECL Output Current	Continuous Surge		50 100	mA mA
I_{IN}	Input Current Through RT (50 Ω Resistor)			± 40	mA
T_A	Operating Temperature Range			−40 to +85	°C
T_{stg}	Storage Temperature Range			−65 to +150	°C
θ_{JA}	Thermal Resistance (Junction−to−Ambient) (Note 4)	0 lfpm 500 lfpm	QFN−32 QFN−32	31 27	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction−to−Case) (Note 4)		QFN−32	12	°C/W
T_{sol}	Wave Solder	≤ 20 sec		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
4. JEDEC standard multilayer board − 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS POSITIVE LVPECL OUTPUT V_{CC} = 2.375 V to 3.6 V, GND = 0 V, TA = −40°C to +85°C (Note 6)

Symbol	Characteristic	Min	Typ	Max	Unit
POWER SUPPLY					
V_{CC}	Power Supply Voltage $\qquad$ V_{CC} = 2.5V $\quad$ V_{CC} = 3.3 V	2.375 3.0	2.5 3.3	2.625 3.6	V
I_{CC}	Power Supply Current for V_{CC} (Inputs and Outputs Open)		90	110	mA
LVPECL OUTPUTS					
V_{OH}	Output HIGH Voltage (Note 6) $\qquad$ V_{CC} = 2.5 V $\quad$ V_{CC} = 3.3 V	V_{CC} − 1145 1355 2155	V_{CC} − 900 1600 2400	V_{CC} − 825 1675 2475	mV
V_{OL}	Output LOW Voltage (Note 6) $\qquad$ V_{CC} = 2.5 V $\quad$ V_{CC} = 3.3 V	V_{CC} − 2000 500 1300	V_{CC} − 1700 800 1600	V_{CC} − 1500 1000 1800	mV
DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE−ENDED (Figures 4 & 6) (Note 7)					
V_{IH}	Single−Ended Input HIGH Voltage	V_{th} + 100		V_{CC}	mV
V_{IL}	Single−Ended Input LOW Voltage	GND		V_{th} − 100	mV
V_{th}	Input Threshold Reference Voltage Range (Note 8)	1100		V_{CC} − 100	mV
V_{ISE}	Single−Ended Input Voltage (V_{IH} − V_{IL})	200		2400	mV
VREFAC					
V_{REF-AC}	Output Reference Voltage (100 µA Load)	V_{CC} − 1500	V_{CC} − 1200	V_{CC} − 1000	mV
DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 5 & 7) (Note 9)					
V_{IHD}	Differential Input HIGH Voltage (IN, $\overline{\text{IN}}$)	1200		V_{CC}	mV
V_{ILD}	Differential Input LOW Voltage (IN, $\overline{\text{IN}}$)	0		V_{IHD} − 100	mV
V_{ID}	Differential Input Voltage (IN, $\overline{\text{IN}}$) (V_{IHD} − V_{ILD})	100		1200	mV
V_{CMR}	Input Common Mode Range (Differential Configuration, Note 10) (Figure 8)	800		V_{CC} − 50	mV
I_{IH}	Input HIGH Current IN/$\overline{\text{IN}}$ (VT IN/VT $\overline{\text{IN}}$ Open)	−150		150	µA
I_{IL}	Input LOW Current IN/$\overline{\text{IN}}$ (VT IN/VT $\overline{\text{IN}}$ Open)	−150		150	µA
CONTROL INPUT (SELx Pin)					
V_{IH}	Input HIGH Voltage for Control Pin	2.0		V_{CC}	V
V_{IL}	Input LOW Voltage for Control Pin	GND		0.8	V
I_{IH}	Input HIGH Current			40	µA
I_{IL}	Input LOW Current	−215		0	µA
TERMINATION RESISTORS					
R_{TIN}	Internal Input Termination Resistor (Measured from INx to VTx)	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
5. Input and Output parameters vary 1:1 with V_{CC}.
6. LVPECL outputs loaded with 50 Ω to V_{CC} − 2V for proper operation.
7. Vth, V_{IH}, $V_{IL,}$ and V_{ISE} parameters must be complied with simultaneously.
8. Vth is applied to the complementary input when operating in single−ended mode.
9. V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.
10. V_{CMR} min varies 1:1 with GND, V_{CMR} max varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

NB7L572

Table 6. AC CHARACTERISTICS V_{CC} = 2.375 V to 3.6 V, GND = 0 V, TA = −40°C to +85°C (Note 11)

Symbol	Characteristic		Min	Typ	Max	Unit
f_{MAX}	Maximum Input Clock Frequency $V_{OUT} \geq$ 400 mV		7	8		GHz
$f_{DATAMAX}$	Maximum Operating Data Rate NRZ, (PRBS23)		10	11		Gbps
V_{OUTPP}	Output Voltage Amplitude (@ $V_{INPPmin}$) (Figure 2 & 9) (Note 12)	$f_{in} \leq$ 5 GHz $f_{in} \leq$ 7 GHz	550 400	750 500		mV
t_{PLH}, t_{PHL}	Propagation Delay to Differential Outputs Measured at Differential Cross−Point	@ 1 GHz INx/$\overline{INx}$ to Qx/$\overline{Qx}$ (Figure 9) @ 50 MHz SELx to Qx (Figure 10)	125 300	150	175 1000	ps
$t_{PD\ Tempco}$	Differential Propagation Delay Temperature Coefficient			115		fs/°C
t_{skew}	Output − Output skew (within device) (Note 13) Device − Device skew (tpd max − tpd min)			0	10 50	ps
t_{DC}	Output Clock Duty Cycle (Reference Duty Cycle = 50%)		45	50	55	%
t_{JITTER}	Additive Random Clock Jitter, RJ(RMS) (Note 14) Data Dependent Jitter, DDJ (Note 15)	$f_{in} \leq$ 7.0 GHz $f_{in} \leq$ 10 Gbps		0.5 6	0.8 15	ps rms ps pk−pk
V_{INPP}	Input Voltage Swing (Differential Configuration) (Note 16)		100		1200	mV
t_r, t_f	Output Rise/Fall Times @ 1 GHz; (20% − 80%), V_{IN} = 800 mV Q, $\overline{Q}$		25	45	65	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

11. Measured using a 100 mVpk−pk source, 50% duty cycle clock source. All output loading with external 50 Ω to V_{CC} − 2 V. Input edge rates 40 ps (20% − 80%).
12. Output voltage swing is a single−ended measurement operating in differential mode.
13. Skew is measured between outputs under identical transitions and conditions. Duty cycle skew is defined only for differential operation when the delays are measured from cross−point of the inputs to the cross−point of the outputs.
14. Additive RMS jitter with 50% duty cycle clock signal.
15. Additive Peak−to−Peak data dependent jitter with input NRZ data at K28.5.
16. Input voltage swing is a single−ended measurement operating in differential mode.

Figure 2. CLOCK Output Voltage Amplitude (V_{OUTPP}) / RMS Jitter vs. Input Frequency (f_{in}) at Ambient Temperature (typical)

Figure 3. Input Structure

NB7L572

**Figure 4. Differential Input Driven
Single−Ended**

**Figure 5. Differential Inputs
Driven Differentially**

Figure 6. V_{th} Diagram

$$V_{ID} = |V_{IHD(IN)} − V_{ILD(\overline{IN})}|$$

Figure 7. Differential Inputs Driven Differentially

$$V_{ID} = V_{IHD} − V_{ILD}$$

Figure 8. V_{CMR} Diagram

$$V_{INPP} = V_{IH}(IN) − V_{IL}(\overline{IN})$$

$$V_{OUTPP} = V_{OH}(Q) − V_{OL}(Q)$$

Figure 9. AC Reference Measurement

Figure 10. SELx to Qx Timing Diagram

NB7L572

Figure 11. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D – Termination of ECL Logic Devices.)

Figure 12. LVPECL Interface

Figure 13. LVDS Interface

Figure 14. Standard 50 Ω Load CML Interface

**Figure 15. Capacitor−Coupled
Differential Interface
(VT Connected to V$_{REFAC}$)**
*V$_{REFAC}$ bypassed to ground with a 0.01 μF capacitor

**Figure 16. Capacitor−Coupled
Single−Ended Interface
(VT Connected to External V$_{REFAC}$)**

NB7L572

ORDERING INFORMATION

Device	Package	Shipping†
NB7L572MNG	QFN32 (Pb−Free)	74 Units / Tube
NB7L572MNR4G	QFN32 (Pb−Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

onsemi

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

QFN32 5x5, 0.5P
CASE 488AM
ISSUE A

DATE 23 OCT 2013

SCALE 2:1

1   32

PIN ONE LOCATION

| ⌒ | 0.15 | C |

| ⌒ | 0.15 | C |

TOP VIEW

| ⫽ | 0.10 | C |

DETAIL B

| ⌒ | 0.08 | C |

NOTE 4

SIDE VIEW

A
(A3)
A1

C SEATING PLANE

DETAIL A

D2   K

9
8
32X L
17

E2

1
32   25

32X b

e
e/2

| ⊕ | 0.10 Ⓜ | C | A | B |
| ⊕ | 0.05 Ⓜ | C | | NOTE 3 |

BOTTOM VIEW

DETAIL A
ALTERNATE TERMINAL CONSTRUCTIONS

L   L

L1

EXPOSED Cu   **MOLD CMPD**

DETAIL B
ALTERNATE CONSTRUCTION

NOTES:
1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS | |
	MIN	MAX
A	0.80	1.00
A1	---	0.05
A3	0.20 REF	
b	0.18	0.30
D	5.00 BSC	
D2	2.95	3.25
E	5.00 BSC	
E2	2.95	3.25
e	0.50 BSC	
K	0.20	---
L	0.30	0.50
L1	---	0.15

GENERIC MARKING DIAGRAM*

1   O

XXXXXXXX
XXXXXXXX
AWLYYWW▪

▪

XXXXX = Specific Device Code
A   = Assembly Location
WL   = Wafer Lot
YY   = Year
WW   = Work Week
▪   = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking.
Pb−Free indicator, "G" or microdot " ▪", may or may not be present.

RECOMMENDED SOLDERING FOOTPRINT*

5.30

3.35

32X
0.63

3.35   5.30

0.50
PITCH

32X
0.30

DIMENSION: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

◊

OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com