

NCV21872DR2G Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number NCV21872DR2G-DG

Manufacturer onsemi

Manufacturer Product Number NCV21872DR2G

Description IC OPAMP ZER-DRIFT 2CIRC 8SOIC

Detailed Description Zero-Drift Amplifier 2 Circuit Rail-to-Rail 8-SOIC



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
NCV21872DR2G	onsemi
Series:	Product Status:
Zero-Drift	Active
Amplifier Type:	Number of Circuits:
Zero-Drift Zero-Drift	2
Output Type:	Slew Rate:
Rail-to-Rail	0.1V/µs
Current - Input Bias:	Voltage - Input Offset:
60 pA	6 μV
Current - Supply:	Current - Output / Channel:
28μΑ	11 mA
Voltage - Supply Span (Min):	Voltage - Supply Span (Max):
1.8 V	5.5 V
Operating Temperature:	Grade:
-40°C ~ 125°C (TA)	Automotive
Qualification:	Mounting Type:
AEC-Q100	Surface Mount
Package / Case:	Supplier Device Package:
8-SOIC (0.154", 3.90mm Width)	8-SOIC
Base Product Number:	
NCV21072	

Environmental & Export classification

8542.33.0001

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	

onsemi

45 μ V Offset, 0.4 μ V/°C, Zero-Drift Operational Amplifier

NCS21871, NCV21871, NCS21872, NCV21872, NCS21874, NCV21874

The NCS21871, NCS21872 and NCS21874 family of zero-drift op amps feature offset voltage as low as 45 μV over the 1.8 V to 5.5 V supply voltage range. The zero-drift architecture reduces the offset drift to as low as 0.4 $\mu V/^{\circ}C$ and enables high precision measurements over both time and temperature. This family has low power consumption over a wide dynamic range and is available in space saving packages. These features make it well suited for signal conditioning circuits in portable, industrial, automotive, medical and consumer markets.

Features

• Gain-Bandwidth Product: 270 kHz to 350 kHz

• Low Supply Current: 17 μA (typ at 3.3 V)

Low Offset Voltage: 45 μV max
Low Offset Drift: 0.4 μV/°C max
Wide Supply Range: 1.8 V to 5.5 V

• Wide Temperature Range: -40°C to +125°C

• Rail-to-Rail Input and Output

• Available in Single, Dual and Quad Packages

 NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

Applications

- Automotive
- Battery Powered/ Portable Application
- Sensor Signal Conditioning
- Low Voltage Current Sensing
- Filter Circuits
- Bridge Circuits
- Medical Instrumentation







SC70-5 SQ SUFFIX CASE 419A



UDFN8 MU SUFFIX CASE 517AW



MSOP-8 DM SUFFIX CASE 846A-02



SOIC-8 D SUFFIX CASE 751



SOIC-14 D SUFFIX CASE 751A



TSSOP-14 WB DT SUFFIX CASE 948G



ECP5 FCT SUFFIX CASE 971BE

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 2 of this data sheet.

ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 3.

DEVICE MARKING INFORMATION

Single Channel Configuration NCS21871, NCV21871



CASE 483



SC70-5 CASE 419A



ECP5 CASE 971BE

Dual Channel Configuration NCS21872, NCV21872



UDFN8, 2x2, 0.5P CASE 517AW




Micro8/MSOP8 CASE 846A-02



SOIC-8 **CASE 751**

Quad Channel Configuration NCS21874, NCV21874



N874 = Specific Device Code = Assembly Location Α

Υ = Year W = Work Week Μ = Date Code

= Pb-Free Package

14 RARARA N874 ALYW= 8888888

TSSOP-14 WB CASE 948G


N874 = Specific Device Code = Assembly Location Α


= Wafer Lot 1 Υ = Year W = Work Week = Pb-Free Package


(Note: Microdot may be in either location)

PIN CONNECTIONS

Single Channel Configuration NCS21871, NCV21871








SC70-5 / SC-88-5 / SOT-353-5


ECP5 (Top View)

Dual Channel Configuration NCS21872, NCV21872



^{*}The exposed pad of the UDFN8 package can be floated or connected to VSS.

Quad Channel Configuration NCS21874, NCV21874



SOIC-14, TSSOP-14

ORDERING INFORMATION

Device Part Number	Temperature	Channels	Package	Shipping [†]	
COMMERCIAL AND INDUSTRIAL					
NCS21871SN2T1G	-40°C to 125°C	Single	SOT23-5/TSOP-5	3000 / Tape & Reel	
NCS21871SQ3T2G			SC70-5/SC-88-5/ SOT-353-5		
NCS21872DMR2G]	Dual	MICRO-8	4000 / Tape & Reel	
NCS21872DR2G			SOIC-8	3000 / Tape & Reel	
NCS21874DR2G]	Quad	SOIC-14	2500 / Tape & Reel	
NCS21874DTBR2G			TSSOP-14		
AUTOMOTIVE					
NCV21871SN2T1G	-40°C to 125°C	Single	SOT23-5/TSOP-5	3000 / Tape & Reel	
NCV21871SQ3T2G			SC70-5/SC-88-5/ SOT-353-5		
NCV21872DMR2G] [Dual	MICRO-8	4000 / Tape & Reel	
NCV21872DR2G			SOIC-8	3000 / Tape & Reel	
NCV21874DR2G] [Quad	SOIC-14	2500 / Tape & Reel	
NCV21874DTBR2G			TSSOP-14		
DISCONTINUED (Note 1)					
NCS21871FCTTAG	-40°C to 125°C	Single	ECP5	3000 / Tape & Reel	
NCS21872MUTBG	-40°C to 125°C	Dual	UDFN-8	3000 / Tape & Reel	

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{1.} **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on www.onsemi.com.

ABSOLUTE MAXIMUM RATING Over operating free-air temperature, unless otherwise stated.

Parameter	Rating	Unit
Supply Voltage	6	V
INPUT AND OUTPUT PINS		
Input Voltage (Note 2)	(VSS) – 0.3 to (VDD) + 0.3	V
Input Current (Note 2)	±10	mA
Output Short Circuit Current (Note 3)	Continuous	
TEMPERATURE		
Operating Temperature Range	-40 to +125	°C
Storage Temperature Range	-65 to +150	°C
Junction Temperature	+150	°C
ESD RATINGS (Note 4)		
Human Body Model (HBM)	±4000	V
Charged Device Model (CDM)	±2000	V
OTHER RATINGS		
Latch-up Current (Note 5)	100	mA
MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 2. Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less
- 3. Short-circuit to ground.
- This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per JEDEC standard JS-001 (AEC-Q100-002) ESD Charged Device Model tested per JEDEC standard JESD22-C101 (AEC-Q100-011)
- 5. Latch-up Current tested per JEDEC standard: JESD78.

THERMAL INFORMATION (Note 6)

Symbol	Parameter	Package	Value	Unit
θ_{JA}	Thermal Resistance,	SOT23-5 / TSOP5	290	°C/W
	Junction to Ambient	SC70-5 / SC-88-5 / SOT-353-5	290	
		ECP5	157	
		Micro8 / MSOP8	298	
		SOIC-8	250	1
		UDFN8	228	
		SOIC-14	216	
		TSSOP-14	155	

As mounted on an 80x80x1.5 mm FR4 PCB with 650 mm² and 2 oz (0.07 mm) thick copper heat spreader. Following JEDEC JESD/EIA 51.1, 51.2, 51.3 test guidelines

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Range	Unit
Vs	Supply Voltage (V _{DD} – V _{SS})	1.8 to 5.5	V
T _A	Specified Operating Temperature Range	-40 to 125	°C
V _{CM}	Input Common Mode Voltage Range	V _{SS} -0.1 to V _{DD} +0.1	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS: $V_S = 1.8 \text{ V to } 5.5 \text{ V}$ At $T_A = +25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted. **Boldface** limits apply over the specified operating temperature range, guaranteed by characterization and/or design.

			· · · · · · · · · · · · · · · · · · ·		<u> </u>		1
Symbol	Parameter	Cond	ditions	Min	Тур	Max	Unit
INPUT CHAI	RACTERISTICS						
Vos	Offset Voltage	V _S =	= +5 V	_	6	45	μV
$\Delta V_{OS}/\Delta T$	Offset Voltage Drift vs Temp	Vs	= 5 V	_	0.1	0.4	μV/°C
$\Delta V_{OS}/\Delta V_{S}$	Offset Voltage Drift vs Supply	T _A =	+25°C	_	0.4	8	μV/V
		Full tempe	rature range	_		12.6	1
I_{IB}	Input Bias Current	T _A =	+25°C	-	±60	±400	pА
	(Note 7)	Full tempe	rature range	_	±400		1
los	Input Offset Current (Note 7)	T _A =	+25°C	-	±50	±800	pA
CMRR	Common Mode Rejection Ratio	V _S =	: 1.8 V	_	111	_	dB
	(Note 8)	V _S =	3.3 V	-	118	_	1
		V _S =	5.0 V	102	123	-	1
		V _S =	5.5 V	_	127	-	1
C _{IN}	Input Capacitance	Diffe	rential	_	4.1	-	pF
		Commo	on Mode	_	7.9	-	1
OUTPUT CH	IARACTERISTICS					•	•
A _{VOL}	Open Loop Voltage Gain (Note 7)	V _{SS} + 100 mV < \	/ _O < V _{DD} – 100 mV	106	145	-	dB
Z _{out-OL}	Open Loop Output Impedance			S	ee Figure	18	Ω
V _{OH}	Output Voltage High,	T _A = +25°C		_	10	80	mV
F. F	Referenced to V _{DD}	Full tempe	rature range	_	-	80	1
V _{OL}	V _{OL} Output Voltage Low,	T _A =	T _A = +25°C		10	80	mV
	Referenced to V _{SS}	Full tempe	rature range	_	-	80	1
Ιο		Sinking	Sinking Current		11	-	mA
		Sourcing Current		_	5.0	-	1
C _L	Capacitive Load Drive			S	ee Figure [·]	14	
NOISE PERI	FORMANCE						
e _N	Voltage Noise Density	f _{IN} =	1 kHz	_	62	_	nV / √Hz
e _{P-P}	Voltage Noise	f _{IN} = 0.1 F	Hz to 10 Hz	_	1.1	-	μV_{PP}
		f _{IN} = 0.01	Hz to 1 Hz	_	0.5	-	1
i _N	Current Noise Density	f _{IN} =	10 Hz	_	350	-	fA / √Hz
	Channel Separation	NCS21872	, NCS21874	_	135	-	dB
DYNAMIC P	ERFORMANCE					•	•
GBWP	Gain Bandwidth Product	C _L = 100 pF	NCS21871, NCS21874	_	350	_	kHz
		ľ	NCS21872	_	270	_	1
A _M	Gain Margin	C _L =	100 pF	_	18	-	dB
ϕ_{M}	Phase Margin	C _L = 100 pF		_	55	-	0
		Slew Rate		_	0.1	_	V/μs
SR	Slew Rate	$G = 1, V_1$	$G = 1, V_{DD} = 3.8 \text{ V}$ $G = 1, V_{DD} = 1.8 \text{ V}$				
SR	Slew Rate			_	0.05	_	
SR POWER SU				-	0.05	-	
		G = 1, V _I	_{DD} = 1.8 V	106	0.05	-	dB
POWER SU	PPLY	G = 1, V _I			1		dB

ELECTRICAL CHARACTERISTICS: $V_S = 1.8 \text{ V to } 5.5 \text{ V}$ At $T_A = +25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to midsupply, $V_{CM} = V_{OUT} = \text{midsupply}$, unless otherwise noted. **Boldface** limits apply over the specified operating temperature range, guaranteed by characterization and/or design.(continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
POWER SU	PPLY					
IQ	Quiescent Current	1.8 V ≤ V _S ≤ 3.3 V	-	20	40	μΑ
	(Note 9)		-	_	40	
		3.3 V < V _S ≤ 5.5 V	-	28	45	
			_	_	45	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 7. Guaranteed by characterization and/or design 8. Specified over the full common mode range: $V_{SS} 0.1 < V_{CM} < V_{DD} + 0.1$
- 9. No load, per channel

TYPICAL CHARACTERISTICS




Figure 1. Open Loop Gain and Phase Margin vs. Frequency




Figure 2. CMRR vs. Frequency




Figure 3. PSRR vs. Frequency




Figure 4. Output Voltage Swing vs. Output Current at V_S = 5.5 V




Figure 5. Output Voltage Swing vs. Output Current at $V_S = 1.8 \text{ V}$





Figure 6. Input Bias Current vs. Common Mode Voltage


TYPICAL CHARACTERISTICS (continued)



30 $V_S = 5.5 V$ 25 $V_S = 5.0 V$ V_S = 3.3 V 20 la (MA) 15 $V_{S} = 1.8 V$ 10 5 Per Channel 0 20 40 -40-20 60 80 100 TEMPERATURE (°C)

Figure 7. Input Bias Current vs. Temperature

Figure 8. Quiescent Current vs. Temperature






Figure 9. Large Signal Step Response

Figure 10. Small Signal Step Response




Figure 11. Positive Overvoltage Recovery

Figure 12. Negative Overvoltage Recovery

TYPICAL CHARACTERISTICS (continued)





Figure 13. Setting Time to 0.1% vs.



TIME (s) Figure 15. 0.1 Hz to 10 Hz Noise

6

8

9 10

0

2

3

4




Figure 17. Current Noise Density vs. Frequency




Figure 14. Small-Signal Overshoot vs. Load Capacitance




Figure 16. Voltage Noise Density vs. Frequency




Figure 18. Open Loop Output Impedance vs. Frequency

APPLICATIONS INFORMATION

OVERVIEW

The NCS21871, NCS21872, and NCS21874 precision op amps provide low offset voltage and zero drift over temperature. The input common mode voltage range extends 100 mV beyond the supply rails to allow for sensing near ground or VDD. These features make the NCS21871 series well–suited for applications where precision is required, such as current sensing and interfacing with sensors.

The NCS21871 series of precision op amps uses a chopper-stabilized architecture, which provides the advantage of minimizing offset voltage drift over temperature and time. The simplified block diagram is shown in Figure 19. Unlike the classical chopper architecture, the chopper stabilized architecture has two signal paths.




Figure 19. Simplified NCS21871 Block Diagram

In Figure 19, the lower signal path is where the chopper samples the input offset voltage, which is then used to correct the offset at the output. The offset correction occurs at a frequency of 125 kHz. The chopper-stabilized architecture is optimized for best performance at frequencies up to the related Nyquist frequency (1/2 of the offset correction frequency). As the signal frequency exceeds the Nyquist frequency, 62.5 kHz, aliasing may occur at the output. This is an inherent limitation of all chopper and chopper-stabilized architectures. Nevertheless, the NCS21871 op amps have minimal aliasing up to 125 kHz and low aliasing up to 190 kHz when compared to competitor parts from other manufacturers.

onsemi's patented approach utilizes two cascaded, symmetrical, RC notch filters tuned to the chopper frequency and its fifth harmonic to reduce aliasing effects.

The chopper-stabilized architecture also benefits from the feed-forward path, which is shown as the upper signal path of the block diagram in Figure 19. This is the high speed signal path that extends the gain bandwidth up to 350 kHz. Not only does this help retain high frequency components of the input signal, but it also improves the loop gain at low frequencies. This is especially useful for low-side current sensing and sensor interface applications where the signal is low frequency and the differential voltage is relatively small.

APPLICATION CIRCUITS

Low-Side Current Sensing

Low-side current sensing is used to monitor the current through a load. This method can be used to detect over-current conditions and is often used in feedback control, as shown in Figure 20. A sense resistor is placed in series with the load to ground. Typically, the value of the

sense resistor is less than 100 m Ω to reduce power loss across the resistor. The op amp amplifies the voltage drop across the sense resistor with a gain set by external resistors R1, R2, R3, and R4 (where R1 = R2, R3 = R4). Precision resistors are required for high accuracy, and the gain is set to utilize the full scale of the ADC for the highest resolution.




Figure 20. Low-Side Current Sensing

Differential Amplifier for Bridged Circuits

Sensors to measure strain, pressure, and temperature are often configured in a Wheatstone bridge circuit as shown in Figure 21. In the measurement, the voltage change that is

produced is relatively small and needs to be amplified before going into an ADC. Precision amplifiers are recommended in these types of applications due to their high gain, low noise, and low offset voltage.




Figure 21. Bridge Circuit Amplification

EMI Susceptibility and Input Filtering

Op amps have varying amounts of EMI susceptibility. Semiconductor junctions can pick up and rectify EMI signals, creating an EMI-induced voltage offset at the output, adding another component to the total error. Input pins are the most sensitive to EMI. The NCS21871 op amp family integrates low-pass filters to decrease sensitivity to EMI.

General Layout Guidelines

To ensure optimum device performance, it is important to follow good PCB design practices. Place $0.1~\mu F$ decoupling capacitors as close as possible to the supply pins. Keep traces short, utilize a ground plane, choose surface–mount components, and place components as close as possible to the device pins. These techniques will reduce susceptibility to electromagnetic interference (EMI). Thermoelectric effects can create an additional temperature dependent offset voltage at the input pins. To reduce these effects, use metals with low thermoelectric–coefficients and prevent temperature gradients from heat sources or cooling fans.

UDFN8 Package Guidelines

The UDFN8 package has an exposed leadframe die pad on the underside of the package. This pad should be soldered to the PCB, as shown in the recommended soldering footprint in the Package Dimensions section of this datasheet. The center pad can be electrically connected to VSS or it may be left floating. When connected to VSS, the center pad acts as a heat sink, improving the thermal resistance of the part.



PACKAGE DIMENSIONS



SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M


DATE 11 APR 2023

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 419A-01 DBSDLETE. NEW STANDARD 419A-02
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.


DIM	MILLIMETERS				
INITU	MIN.	N□M.	MAX.		
А	0.80	0.95	1.10		
A1			0.10		
A3		0.20 REF	•		
b	0.10	0.20	0.30		
C	0.10		0.25		
D	1.80	2.00	2,20		
Е	2.00	2.10	2.20		
E1	1.15	1.25	1.35		
е	0.65 BSC				
L	0.10	0.15	0.30		

SCALE 2:1 e Ε1 0



5X b





RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

STYLE 1:	STYLE 2:
PIN 1. BASE	PIN 1. Al
2. EMITTER	2. El
3. BASE	3. B
4. COLLECTOR	4. C
COLLECTOR	5. C

STYLE 3: NODE MITTER PIN 1. ANODE 1 2. N/C BASE COLLECTOR 3. ANODE 2 4. CATHODE 2 ATHODE 5. CATHODE 1

STYLE 8:

STYLE 4: PIN 1. SOURCE 1 2. DRAIN 1/2 3 SOURCE 1 4. GATE 1 5. GATE 2

STYLE 9:

PIN 1. CATHODE 2. COMMON ANODE 3. CATHODE 2 4. CATHODE 3 5. CATHODE 4

STYLE 5:

PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 COLLECTOR 5. COLLECTOR 2/BASE 1

STYLE 6:

STYLE 7: PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR 5. COLLECTOR

PIN 1. CATHODE 2. COLLECTOR 3. N/C PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 4. BASE 5. EMITTER 5 ANODE

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:

98ASB42984B

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

SC-88A (SC-70-5/SOT-353)

PAGE 1 OF 1

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.




PACKAGE DIMENSIONS

TSOP-5 3.00x1.50x0.95, 0.95P **CASE 483 ISSUE P**


DATE 01 APR 2024



- DIMENSIONING AND TOLERANCING CONFORM TO ASME 1. Y14.5-2018.
- 2.
- ALL DIMENSION ARE IN MILLIMETERS (ANGLES IN DEGREES). MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. 3. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OF GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D.
- OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.




DIM	MILLIMETERS				
ININ	MIN.	NOM.	MAX.		
Α	0.900	1.000	1.100		
A1	0.010	0.055	0.100		
A2	0	.950 REF	-,		
b	0.250	0.375	0.500		
С	0.100	0.180	0.260		
D	2.850	3.000	3.150		
Е	2.500	2.750	3.000		
E1	1.350	1.500	1.650		
е	0.950 BSC				
L	0.200	0.400	0.600		
Θ	0.	5°	10°		




RECOMMENDED MOUNTING FOOTPRINT*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

⊕ 0.20 M C A B NOTE 5 B Ė1 PIN 1 **IDENTIFIER** A TOP VIEW





GENERIC MARKING DIAGRAM*





Analog

XXX = Specific Device Code XXX = Specific Device Code

= Assembly Location

Μ = Date Code

= Year

= Pb-Free Package

Discrete/Logic

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking

DOCUMENT NUMBER: 98ARB18753C Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	DESCRIPTION	TSOP-5 3.00x1.50x0.95. 0.	95P	PAGE 1 OF 1		
	DOCUMENT NUMBER:	98ARB18753C	· '			


onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





DATE 13 NOV 2015












RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION 6 APPLIES TO PLATED TERMINALS AND IS MEASURED BETWEEN 0.15
 AND 0.30 MM FROM THE TERMINAL TIP.
- AND U.30 MM FROM THE TERMINAL TIP.
 COPLANARITY APPLIES TO THE EXPOSED
 PAD AS WELL AS THE TERMINALS.
 FOR DEVICE OPN CONTAINING W OPTION,
 DETAIL B ALTERNATE CONSTRUCTION IS

	MILLIN	IETERS	
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.13	REF	
b	0.18	0.30	
D	2.00	BSC	
D2	1.50	1.70	
E	2.00 BSC		
E2	0.80	1.00	
е	0.50 BSC		
L	0.20	0.45	
L1		0.15	

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON34462E	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	UDFN8, 2X2		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.




PACKAGE DIMENSIONS



SOIC-8 NB CASE 751-07 **ISSUE AK**


DATE 16 FEB 2011



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*




^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week

= Pb-Free Package



= Assembly Location Α ww = Work Week = Pb-Free Package

XXXXXX = Specific Device Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE
STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	PIN 1. COLLECTOR, DIE #1 2. BASE, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 9. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN
3. V10UT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22:	7. DRAIN 1 8. MIRROR 1 STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW TO GND 2. DASIC OFF 3. DASIC SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



NOTES:
1. DIMENSIONING AND TOLERANCING PER

5. MAXIMUM MOLD PROTRUSION 0.15 PER

MILLIMETERS

MIN MAX


ASME Y14.5M, 1994.
CONTROLLING DIMENSION: MILLIMETERS. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.


PACKAGE DIMENSIONS




SOIC-14 NB CASE 751A-03 ISSUE L

DATE 03 FEB 2016









АЗ 0.25 0.008 0.010 0.19 0.49 0.014 b 0.35 D E 8.55 8.75 3.80 4.00 0.150 0.157 1.27 BSC e H h 0.25 0.50 0.010 0.019 0.40 1.25 0.016 0.049

SIDE

Α

A1 0.10

GENERIC MARKING DIAGRAM*

INCHES

MIN MAX

0.050 BSC


0.068

0.019

0.054

0.25 0.004 0.010

0.337




XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year = Work Week WW = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





PACKAGE DIMENSIONS



Micro8 CASE 846A-02 ISSUE K

DATE 16 JUL 2020








NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DDES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
- DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



MOUNTING FOOTPRINT

DIM	MI	LLIMETE	RS
ואונע	MIN.	N□M.	MAX.
Α			1.10
A1	0.05	0.08	0.15
b	0.25	0.33	0.40
c	0.13	0.18	0.23
D	2.90	3.00	3.10
Ε	2.90	3.00	3.10
е	0.65 BSC		
HE	4.75	4.90	5.05
L	0.40	0.55	0.70

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

Υ = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:
PIN 1. SOURCE	PIN 1. SOURCE 1	PIN 1. N-SOURCE
SOURCE	2. GATE 1	2. N-GATE
SOURCE	SOURCE 2	3. P-SOURCE
GATE	4. GATE 2	4. P-GATE
DRAIN	5. DRAIN 2	5. P-DRAIN
DRAIN	6. DRAIN 2	6. P-DRAIN
7. DRAIN	7. DRAIN 1	7. N-DRAIN
8. Drain	8. DRAIN 1	8. N-DRAIN


DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	MICRO8		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



PACKAGE DIMENSIONS

DATE 17 FEB 2016



- NOTES.

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.


 3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 6. TERMINAL NUMBERS ARE SHOWN FOR DECEDEDIC ONLY
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	o°	8 °	0 °	8 °

RECOMMENDED



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



= Assembly Location

= Wafer Lot = Year = Work Week W

= Pb-Free Package (Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com