

NLV14538BDG Datasheet

Di

Mar

www.digi-electronics.com



iGi Electronics Part Number	NLV14538BDG-DG
Manufacturer	onsemi
nufacturer Product Number	NLV14538BDG
Description	IC MULTIVIBRATOR 95NS 16SOIC
Detailed Description	Monostable Multivibrator 95 ns 16-SOIC

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
NLV14538BDG	onsemi
Series:	Product Status:
4000B	Obsolete
Logic Type:	Independent Circuits:
Monostable	2
Schmitt Trigger Input:	Propagation Delay:
Yes	95 ns
Current - Output High, Low:	Voltage - Supply:
8.8mA, 8.8mA	3 V ~ 18 V
Operating Temperature:	Grade:
-55°C ~ 125°C	Automotive
Qualification:	Mounting Type:
AEC-Q100	Surface Mount
Package / Case:	Supplier Device Package:
16-SOIC (0.154", 3.90mm Width)	16-SOIC
Base Product Number:	
NLV14538	

Environmental & Export classification

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	1 (Unlimited)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	

onsemi

Dual Precision Retriggerable/Resettable Monostable Multivibrator

MC14538B

The MC14538B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and produces an accurate output pulse over a wide range of widths, the duration and accuracy of which are determined by the external timing components, C_X and R_X . Output Pulse Width $T = R_X \cdot C_X$ (secs)

$$R_X = \Omega$$

 $C_X = Farads$

Features

- Unlimited Rise and Fall Time Allowed on the A Trigger Input
- Pulse Width Range = $10 \,\mu s$ to $10 \,s$
- Latched Trigger Inputs
- Separate Latched Reset Inputs
- 3.0 Vdc to 18 Vdc Operational Limits
- Triggerable from Positive (A Input) or Negative-Going Edge (B-Input)
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-pin Compatible with MC14528B and CD4528B (CD4098)
- Use the MC54/74HC4538A for Pulse Widths Less Than 10 μs with Supplies Up to 6 V
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})


Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Operating Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature (8-Second Soldering)	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: –7.0 mW/°C From 65 $^\circ$ C To 125 $^\circ$ C


This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.







ONE-SHOT SELECTION GUIDE



TOTAL OUTPUT PULSE WIDTH RANGE

BLOCK DIAGRAM







ORDERING INFORMATION

Device	Package	Shipping [†]
MC14538BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14538BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14538BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC14538BDTR2G	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14538BDTR2G*	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel
MC14538BDWG	SOIC-16 WB (Pb-Free)	47 Units / Rail
NLV14538BDWG*	SOIC-16 WB (Pb-Free)	47 Units / Rail
MC14538BDWR2G	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel
NLV14538BDWR2G*	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel

 \rightarrow

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

ELECTRICAL CHARACTERISTICS	(Voltages Referenced to V _{SS})
-----------------------------------	---

			Ver	- 5	5°C		25°C		12	5°C	
Characteristic		Symbol	V _{DD} Vdc	Min		Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	Source	Іон	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4		mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	I _{OL}	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdo
Input Current, Pin 2 or 14		l _{in}	15	-	±0.05	-	±0.00001	±0.05	_	±0.5	μAdc
Input Current, Other Inputs	;	l _{in}	15	-	±0.1	-	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance, Pin 2 or	r 14	C _{in}	-	-	-	-	25	-	-	-	pF
Input Capacitance, Other Ir (V _{in} = 0)	nputs	C _{in}	_	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package) Q = Low, Q = High		I _{DD}	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Quiescent Current, Active S (Both) (Per Package) Q = High, Q = Low	State	I _{DD}	5.0 10 15	- - -	2.0 2.0 2.0	- - -	0.04 0.08 0.13	0.20 0.45 0.70	- - -	2.0 2.0 2.0	mAdo
Total Supply Current at an load capacitance (C _L) and external timing network (R _y (Note 3)	at	ŀτ	5.0 10						μAdc		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

3. The formulas given are for the typical characteristics only at 25°C.

OPERATING CONDITIONS

External Timing Resistance	R _X	-	5.0	-	(Note 4)	kΩ
External Timing Capacitance	C _X	-	0	-	No Limit (Note 5)	μF


4. The maximum usable resistance R_X is a function of the leakage of the capacitor C_X , leakage of the MC14538B, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for $R_X > 1$ M Ω ..

5. If $C_X > 15 \,\mu\text{F}$, use discharge protection diode per Fig. 11.


SWITCHING CHARACTERISTICS (Note 6) (C_L = 50 pF, T_A = 25°C)

		v		All Types		
Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 7)	Max	Unit
Output Rise Time $t_{TLH} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$ $t_{TLH} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$	t _{TLH}	5.0 10 15		100 50 40	200 100 80	ns
Output Fall Time $t_{THL} = (1.35 \text{ ns/pF}) \text{ C}_L + 33 \text{ ns}$ $t_{THL} = (0.60 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$ $t_{THL} = (0.40 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$	t _{THL}	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time A or B to Q or Q t _{PLH} , t _{PHL} = (0.90 ns/pF) C _L + 255 ns t _{PLH} , t _{PHL} = (0.36 ns/pF) C _L + 132 ns t _{PLH} , t _{PHL} = (0.26 ns/pF) C _L + 87 ns	t _{PLH} , t _{PHL}	5.0 10 15		300 150 100	600 300 220	ns
$\label{eq:response} \begin{array}{l} \hline \textbf{Reset to Q or } \overline{\textbf{Q}} \\ t_{\text{PLH}}, t_{\text{PHL}} = (0.90 \text{ ns/pF}) \ \textbf{C}_{\text{L}} + 205 \text{ ns} \\ t_{\text{PLH}}, t_{\text{PHL}} = (0.36 \text{ ns/pF}) \ \textbf{C}_{\text{L}} + 107 \text{ ns} \\ t_{\text{PLH}}, t_{\text{PHL}} = (0.26 \text{ ns/pF}) \ \textbf{C}_{\text{L}} + 82 \text{ ns} \end{array}$		5.0 10 15		250 125 95	500 250 190	ns
Input Rise and Fall Times Reset	t _r , t _f	5 10 15	_ _ _		15 5 4	μs
B Input		5 10 15		300 1.2 0.4	1.0 0.1 0.05	ms
A Input		5 10 15		No Limit		-
Input Pulse Width A, B, or Reset	t _{WH} , t _{WL}	5.0 10 15	170 90 80	85 45 40	- - -	ns
Retrigger Time	t _{rr}	5.0 10 15	0 0 0		- - -	ns
Output Pulse Width — Q or \overline{Q} Refer to Figures 8 and 9 $C_X = 0.002 \ \mu\text{F}, R_X = 100 \ \text{k}\Omega$	Т	5.0 10 15	198 200 202	210 212 214	230 232 234	μs
C_X = 0.1 µF, R_X = 100 kΩ		5.0 10 15	9.3 9.4 9.5	9.86 10 10.14	10.5 10.6 10.7	ms
C_X = 10 µF, R_X = 100 kΩ		5.0 10 15	0.91 0.92 0.93	0.965 0.98 0.99	1.03 1.04 1.06	S
Pulse Width Match between circuits in the same package. $C_X = 0.1 \ \mu$ F, $R_X = 100 \ k\Omega$	100 [(T ₁ - T ₂)/T ₁]	5.0 10 15	- - -	±1.0 ±1.0 ±1.0	±5.0 ±5.0 ±5.0	%

6. The formulas given are for the typical characteristics only at 25°C.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.










Figure 2. Power Dissipation Test Circuit and Waveforms




Figure 3. Switching Test Circuit

MC14538B





Figure 4. Switching Test Waveforms








Figure 7. Typical Total Supply Current versus Output Duty Cycle





Figure 6. Typical Pulse Width Variation as a Function of Supply Voltage V_{DD}

FUNCTION TABLE

	Inputs	Outputs			
Reset	Α	В	Q	Q	
H	ے۔	H	л	U	
H	L	∼	Л	U	
H	ノ へ	ר	Not Triggered		
H	H	ר ר	Not Triggered		
H	L, H, ~ L	H L, H, -⁄-		iggered iggered	
	X	X	L	H	
	X	X	Not Tri	iggered	

NLV14538BDG onsemi IC MULTIVIBRATOR 95NS 16SOIC





TRIGGER OPERATION

The block diagram of the MC14538B is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and 10, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor C_X completely charged to V_{DD} . When the trigger input A goes from V_{SS} to V_{DD} (while inputs B and Reset are held to V_{DD}) a valid trigger is recognized, which turns on comparator C1 and N-channel transistor N1 1. At the same time the output latch is set. With transistor N1 on, the capacitor CX rapidly discharges toward V_{SS} until V_{ref1} is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C_X begins to charge through the timing resistor, R_X , toward V_{DD} . When the voltage across C_X equals V_{ref2} , comparator C2 changes state, causing the output latch to reset (Q goes low) while at the same time disabling comparator C2 2. This ends at the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

In the quiescent state, C_X is fully charged to V_{DD} causing the current through resistor R_X to be zero. Both comparators are "off" with total device current due only to reverse junction leakages. An added feature of the MC14538B is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C_X , R_X , or the duty cycle of the input waveform.

RETRIGGER OPERATION

The MC14538B is retriggered if a valid trigger occurs ⁽³⁾ followed by another valid trigger ⁽⁴⁾ before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from $V_{ref 1}$, but has not yet reached $V_{ref 2}$, will cause an increase in output pulse width T. When a valid retrigger is initiated ⁽⁴⁾, the voltage at C_X/R_X will again drop to $V_{ref 1}$ before progressing along the RC charging curve toward V_{DD} . The Q output will remain high until time T, after the last valid retrigger.

RESET OPERATION

The MC14538B may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse

on Reset sets the reset latch and causes the capacitor to be fast charged to V_{DD} by turning on transistor P1 (5). When the voltage on the capacitor reaches $V_{ref 2}$, the reset latch will clear, and will then be ready to accept another pulse. It the Reset input is held low, any trigger inputs that occur will be inhibited and the Q and \overline{Q} outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Reset input, the output pulse T can be made significantly shorter than the minimum pulse width specification.

POWER-DOWN CONSIDERATIONS

Large capacitance values can cause problems due to the large amount of energy stored. When a system containing the MC14538B is powered down, the capacitor voltage may discharge from V_{DD} through the standard protection diodes at pin 2 or 14. Current through the protection diodes should be limited to 10 mA and therefore the discharge time of the V_{DD} supply must not be faster than (V_{DD}) . (C)/(10 mA). For example, if $V_{DD} = 10$ V and $C_X = 10 \,\mu\text{F}$, the V_{DD} supply should discharge no faster than $(10 \text{ V}) \times (10 \,\mu\text{F})/(10 \text{ mA}) = 10$ ms. This is normally not a problem since power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of V_{DD} to zero volts occurs, the MC14538B can sustain damage. To avoid this possibility use an external clamping diode, D_X , connected as shown in Fig. 11.






Figure 11. Use of a Diode to Limit Power Down Current Surge

TYPICAL APPLICATIONS








Figure 13. Non–Retriggerable Monostables Circuitry






Figure 14. Connection of Unused Sections




PACKAGE DIMENSIONS


SOIC-16 9.90x3.90x1.37 1.27P CASE 751B **ISSUE M**


DATE 18 OCT 2024


NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018. 1.
- DIMENSION IN MILLIMETERS. ANGLE IN DEGREES. 2.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE. 4.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE 5 DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE **b** DIMENSION AT MAXIMUM MATERIAL CONDITION.











*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2		

onsemi and OnSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*

16	A	H	A.	- A	R	A	A	Æ
		XX)	XX	X	XX	XX	XX	G
		XX	XX)	XX	XX	XX)	XX	x
	0		A١	NĽ	YW	/W		
1	H	Н	Н	Н	Н	H	H	Ъ

XXXXX = Specific Device Code

= Assembly Location

- WL = Wafer Lot
- Y = Year

А

- WW = Work Week
- G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
2.		2.		2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	
4.	NO CONNECTION	3. 4.	CATHODE	3. 4.	COLLECTOR, #1	4.	,
	EMITTER		CATHODE	т . 5.	COLLECTOR, #1		
J. 6.	BASE	J. 6.	NO CONNECTION	5. 6.	BASE, #2	5. 6.	
0. 7.	COLLECTOR	•••	ANODE	0. 7.	EMITTER, #2	0. 7.	
8.	COLLECTOR		CATHODE	7. 8.	COLLECTOR, #2	7. 8.	
	BASE		CATHODE		COLLECTOR, #2 COLLECTOR, #3	9.	
	EMITTER		ANODE	9. 10.			EMITTER. #4
	NO CONNECTION	11.			EMITTER, #3		BASE, #3
	EMITTER		CATHODE		COLLECTOR. #3		EMITTER, #3
	BASE		CATHODE		COLLECTOR, #4		BASE, #2
	COLLECTOR		NO CONNECTION	13.			EMITTER, #2
	EMITTER		ANODE		EMITTER. #4		BASE, #1
	COLLECTOR		CATHODE	15.	,	16.	
10.	COLLECTOR	10.	CATHODE	10.	00LLE010h, #4	10.	EIVITTEN, #T
070				070			
STYLE 5:		STYLE 6:	ONTHODE	STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH	-	
2.	DRAIN, #1	2.	CATHODE	2.			
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)	
4.	DRAIN, #2		CATHODE	4.		-	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT		
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT)	
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH		
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT		
11.	GATE, #3	11.		11.	COMMON DRAIN (OUTPUT		
12.	SOURCE, #3	12.		12.	COMMON DRAIN (OUTPUT)	
13.	GATE, #2		ANODE	13.	GATE N-CH	_	
14.	SOURCE, #2		ANODE	14.			
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT)	
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH		


DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

onsemi

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS



 DOCUMENT NUMBER:
 98ASB42567B
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 SOIC-16 WB
 PAGE 1 OF 1

 onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation


special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019



MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS



details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1
onsemi and ONSEM) are tradema	rks of Semiconductor Components Industries.	LLC dba onsemi or its subsidiaries in the United States and/or other cou	ntries, onsemi reserves

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

NLV14538BDG onsemi IC MULTIVIBRATOR 95NS 16SOIC

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any dovices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable atorney fees arising out of, directly or indirectly, any claim of pers

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

	<section-header></section-header>		
Marchine Marchine Marchine M	Market	Marchine Marchine Image: Control of the sector of the sec	





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.