NTB60N06LT4 Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number	NTB60N06LT4-DG
Manufacturer	onsemi
Manufacturer Product Number	NTB60N06LT4
Description	MOSFET N-CH 60V 60A D2PAK
Detailed Description	N-Channel 60 V 60A (Ta) 2.4W (Ta), 150W (Tj) Surface Mount D2PAK

Purchase and inquiry

Manufacturer Product Number:	NTB60N06LT4
Manufacturer:	onsemi
Series:	-
Product Status:	Obsolete
FET Type:	N-Channel
Technology:	MOSFET (Metal Oxide)
Drain to Source Voltage (Vdss):	60 V
Current - Continuous Drain (Id) @ 25°C:	60A (Ta)
Drive Voltage (Max Rds On, Min Rds On):	5V
Rds On (Max) @ Id, Vgs:	16mOhm @ 30A, 5V
Vgs(th) (Max) @ Id:	2V @ 250µA
Gate Charge (Qg) (Max) @ Vgs:	65 nC @ 5 V
Vgs (Max):	±15V
Input Capacitance (Ciss) (Max) @ Vds:	3075 pF @ 25 V
FET Feature:	-
Power Dissipation (Max):	2.4W (Ta), 150W (Tj)
Operating Temperature:	-55°C ~ 175°C (TJ)
Mounting Type:	Surface Mount
Supplier Device Package:	D2PAK
Package / Case:	TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
Base Product Number:	NTB60

Environmental & Export classification

RoHS Status:	RoHS non-compliant
Moisture Sensitivity Level (MSL):	1 (Unlimited)
REACH Status:	REACH Unaffected
ECCN:	EAR99
HTSUS:	8541.29.0095

NTP60N06L, NTB60N06L

Power MOSFET
60 Amps, 60 Volts, Logic Level

N−Channel TO−220 and D^{2}PAK

Designed for low voltage, high speed switching applications in power supplies, converters, power motor controls and bridge circuits.

Features

- Pb−Free Packages are Available

Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain−to−Source Voltage	V_{DSS}	60	Vdc
Drain−to−Gate Voltage (R_{GS} = 10 MΩ)	V_{DGR}	60	Vdc
Gate−to−Source Voltage − Continuous − Non−Repetitive ($t_p \leq$ 10 ms)	 V_{GS} V_{GS}	 ±15 ±20	Vdc
Drain Current − Continuous @ T_A = 25°C − Continuous @ T_A 100°C − Single Pulse ($t_p \leq$ 10 μs)	 I_D I_D I_{DM}	 60 42.3 180	 Adc Apk
Total Power Dissipation @ T_A = 25°C Derate above 25°C Total Power Dissipation @ T_A = 25°C (Note 1)	P_D	150 1.0 2.4	W W/°C W
Operating and Storage Temperature Range	T_J, T_{stg}	−55 to 175	°C
Single Pulse Drain−to−Source Avalanche Energy − Starting T_J = 25°C (V_{DD} = 75 Vdc, V_{GS} = 5.0 Vdc, L = 0.3 mH, I_L(pk) = 55 A, V_{DS} = 60 Vdc)	E_{AS}	454	mJ
Thermal Resistance, − Junction−to−Case − Junction−to−Ambient (Note 1)	 $R_{\theta JC}$ $R_{\theta JA}$	 1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds	T_L	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in^2).

ON Semiconductor®

http://onsemi.com

60 AMPERES, 60 VOLTS
$R_{DS(on)}$ = 16 mΩ

N−Channel





TO−220AB
CASE 221A
STYLE 5



D^{2}PAK
CASE 418B
STYLE 2

MARKING DIAGRAMS & PIN ASSIGNMENTS





NTx60N06L = Device Code
x = B or P
A = Assembly Location
Y = Year
WW = Work Week
G = Pb−Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain−to−Source Breakdown Voltage (Note 2) (V_{GS} = 0 Vdc, I_D = 250 μAdc)		$V_{(BR)DSS}$	60	72.8	−	Vdc
Temperature Coefficient (Positive)			−	75.2	−	mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 60 Vdc, V_{GS} = 0 Vdc)		I_{DSS}	−	−	1.0	μAdc
(V_{DS} = 60 Vdc, V_{GS} = 0 Vdc, T_J =150°C)			−	−	10	
Gate−Body Leakage Current (V_{GS} = ±15 Vdc, V_{DS} = 0 Vdc)		I_{GSS}	−	−	±100	nAdc
ON CHARACTERISTICS (Note 2)						
Gate Threshold Voltage (Note 2) (V_{DS} = V_{GS}, I_D = 250 μAdc)		$V_{GS(th)}$	1.0	1.58	2.0	Vdc
Threshold Temperature Coefficient (Negative)			−	5.4	−	mV/°C
Static Drain−to−Source On−Resistance (Note 2) (V_{GS} = 5.0 Vdc, I_D = 30 Adc)		$R_{DS(on)}$	−	12.4	16	mΩ
Static Drain−to−Source On−Voltage (Note 2) (V_{GS} = 5.0 Vdc, I_D = 60 Adc)		$V_{DS(on)}$	−	0.793	1.17	Vdc
(V_{GS} = 5.0 Vdc, I_D = 30 Adc, T_J = 150°C)			−	0.861	−	
Forward Transconductance (Note 2) (V_{DS} = 8.0 Vdc, I_D = 12 Adc)		g_{FS}	−	48	−	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V_{DS} = 25 Vdc, V_{GS} = 0 Vdc, f = 1.0 MHz)	C_{iss}	−	2195	3075	pF
Output Capacitance		C_{oss}	−	675	945	
Transfer Capacitance		C_{rss}	−	188	380	
SWITCHING CHARACTERISTICS (Note 3)						
Turn−On Delay Time	(V_{DD} = 48 Vdc, I_D = 60 Adc, V_{GS} = 5.0 Vdc, R_G = 9.1 Ω) (Note 2)	$t_{d(on)}$	−	50.4	100	ns
Rise Time		t_r	−	576	1160	
Turn−Off Delay Time		$t_{d(off)}$	−	100	200	
Fall Time		t_f	−	237	480	
Gate Charge	(V_{DS} = 48 Vdc, I_D = 60 Adc, V_{GS} = 5.0 Vdc) (Note 2)	Q_T	−	43.2	65	nC
		Q_1	−	6.4	−	
		Q_2	−	29	−	
SOURCE−DRAIN DIODE CHARACTERISTICS						
Forward On−Voltage	(I_S = 60 Adc, V_{GS} = 0 Vdc) (Note 2)	V_{SD}	−	0.98	1.05	Vdc
	(I_S = 60 Adc, V_{GS} = 0 Vdc, T_J = 150°C)		−	0.86	−	
Reverse Recovery Time	(I_S = 60 Adc, V_{GS} = 0 Vdc, dI_S/dt = 100 A/μs) (Note 2)	t_{rr}	−	81.9	−	ns
		t_a	−	42.1	−	
		t_b	−	39.8	−	
Reverse Recovery Stored Charge		Q_{RR}	−	0.172	−	μC

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
3. Switching characteristics are independent of operating junction temperature.

ORDERING INFORMATION

Device	Package	Shipping†
NTP60N06L	TO−220AB	50 Units / Rail
NTP60N06LG	TO−220AB (Pb−Free)	50 Units / Rail
NTB60N06L	D^2PAK	50 Units / Rail
NTB60N06LG	D^2PAK (Pb−Free)	50 Units / Rail
NTB60N06LT4	D^2PAK	800 Units / Tape & Reel
NTB60N06LT4G	D^2PAK (Pb−Free)	800 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



Figure 1. On−Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On−Resistance versus Gate−to−Source Voltage



Figure 4. On−Resistance versus Drain Current and Gate Voltage



Figure 5. On−Resistance Variation with Temperature



Figure 6. Drain−to−Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain−gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

$t_r = Q_2 \text{ x } R_G/(V_{GG} - V_{GSP})$

$t_f = Q_2 \text{ x } R_G/V_{GSP}$

where

V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn−on and turn−off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$t_{d(on)} = R_G C_{iss} \text{ In } [V_{GG}/(V_{GG} - V_{GSP})]$

$t_{d(off)} = R_G C_{iss} \text{ In } (V_{GG}/V_{GSP})$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off−state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on−state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



Figure 7. Capacitance Variation



Figure 8. Gate−to−Source and Drain−to−Source Voltage versus Total Charge



Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN−TO−SOURCE DIODE CHARACTERISTICS



Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain−to−source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, “Transient Thermal Resistance − General Data and Its Use.”

Switching between the off−state and the on−state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μs. In addition the total power averaged over a complete switching cycle must not exceed ($T_{J(MAX)} - T_C$)/($R_{\theta JC}$).

A Power MOSFET designated E−FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non−linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E−FETs can withstand the stress of drain−to−source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA



Figure 11. Maximum Rated Forward Biased Safe Operating Area



Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



Figure 13. Thermal Response



Figure 14. Diode Reverse Recovery Waveform

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS



D^{2}PAK 3
CASE 418B−04
ISSUE L

DATE 17 FEB 2015

SCALE 1:1



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. 418B−01 THRU 418B−03 OBSOLETE, NEW STANDARD 418B−04.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.340	0.380	8.64	9.65
B	0.380	0.405	9.65	10.29
C	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
F	0.310	0.350	7.87	8.89
G	0.100 BSC		2.54 BSC	
H	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
L	0.052	0.072	1.32	1.83
M	0.280	0.320	7.11	8.13
N	0.197 REF		5.00 REF	
P	0.079 REF		2.00 REF	
R	0.039 REF		0.99 REF	
S	0.575	0.625	14.60	15.88
V	0.045	0.055	1.14	1.40



VIEW W−W
1



VIEW W−W
2



VIEW W−W
3

STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

STYLE 3:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. CATHODE

STYLE 4:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 5:
PIN 1. CATHODE
2. ANODE
3. CATHODE
4. ANODE

STYLE 6:
PIN 1. NO CONNECT
2. CATHODE
3. ANODE
4. CATHODE

MARKING INFORMATION AND FOOTPRINT ON PAGE 2

DOCUMENT NUMBER:	**98ASB42761B**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**D^{2}PAK 3**	**PAGE 1 OF 2**

D^{2}PAK 3
CASE 418B−04
ISSUE L

DATE 17 FEB 2015

GENERIC MARKING DIAGRAM*



IC **Standard** **Rectifier**

xx = Specific Device Code
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb−Free Package
AKA = Polarity Indicator

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “▪”, may or may not be present. Some products may not follow the Generic Marking.

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	**98ASB42761B**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**D^{2}PAK 3**	**PAGE 2 OF 2**

onsemi, onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “**onsemi**” or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided “as−is” and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. “Typical” parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com


DCI.

QUALITY MANAGEMENT SYSTEM CERTIFICATE

DIGI ELECTRONICS HK LIMITED

GB/T 19001-2016 idt ISO9001:2015

DCI Certification Ltd


DCI.

ENVIRONMENTAL MANAGEMENT SYSTEM CERTIFICATE

DIGI ELECTRONICS HK LIMITED

GB/T 24001-2016 idt ISO14001:2015

DCI Certification Ltd


DCI.

OCCUPATIONAL HEALTH & SAFETY MANAGEMENT SYSTEM CERTIFICATE

DIGI ELECTRONICS HK LIMITED

GB/T45001-2020 idt ISO45001:2018

DCI Certification Ltd


CR

CERTIFICATE OF INCORPORATION

I hereby certify that

Registrar of Companies
Hong Kong Special Administrative Region


ASA

MEMBERSHIP
Certificate

The Aviation Suppliers Association has enrolled as a Regular Member

DIGI ELECTRONICS HK LIMITED

Michele Dickstein
President


dun & bradstreet

A Dun & Bradstreet
D-U-N-S® Registered™ Business