

SI5332BC08975-GM2 Datasheet

www.digi-electronics.com



DiGi Electronics Part Number	SI5332BC08975-GM2-DG
Manufacturer	Skyworks Solutions Inc.
Manufacturer Product Number	SI5332BC08975-GM2
Description	IC CLOCK GENERATOR QFN
Detailed Description	IC

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



Purchase and inquiry

Manufacturer:
Skyworks Solutions Inc.
Product Status:
Not For New Designs
Base Product Number:
SI5332

Environmental & Export classification

RoHS Status:
ROHS3 Compliant
ECCN:
EAR99

Moisture Sensitivity I	_evel (MSL):
2 (1 Year)	
HTSUS:	
8542.39.0001	



Si5332 Data Sheet

6/8/12-Output Any-Frequency Clock Generator

Based on Silicon Labs proprietary MultiSynth[™] flexible frequency synthesis technology, the Si5332 generates any combination of output frequencies with excellent jitter performance (190 fs rms). The device's highly flexible architecture enables a single device to generate a wide range of integer and non-integer related frequencies on up to 12 differential clock outputs with 0 ppm frequency synthesis error. The device offers multiple banks of outputs that can each be tied to independent voltages, enabling usage in mixed-supply applications. Further, the signal format of each clock output is user-configurable. Given its frequency, format, and supply voltage flexibility, the Si5332 is ideally suited to replace multiple clock ICs and oscillators with a single device.

The Si5332 is quickly and easily configured using ClockBuilder Pro[™] software. Clock-Builder Pro assigns a custom part number for each unique configuration. Devices ordered with custom part numbers are factory-programmed free of charge, making it easy to get a custom clock uniquely tailored for each application. Si5332 can also be programmed via an I2C serial interface.

Applications:

- Servers, Storage, Search Acceleration
- Ethernet Switches, Routers
- Small Cells, Mobile Backhaul/Fronthaul
- Print Imaging

- Communications
- Broadcast Video
- · Test and Measurement
- · Industrial, Embedded Computing

KEY FEATURES

- Any-Frequency 6/8/12-output
 programmable clock generators
- Offered in three different package sizes, supporting different combinations of output clocks and user configurable hardware input pins
- 32-pin QFN, up to 6 outputs
- 40-pin QFN, up to 8 outputs
- 48-pin QFN, up to 12 outputs
- MultiSynth technology enables anyfrequency synthesis on any output up to 250 MHz
- Highly configurable output path featuring a cross point mux
 - Up to three independent fractional synthesis output paths
 - · Up to five independent integer dividers
- Embedded 50 MHz crystal option
- Input frequency range:
 - External crystal: 16 to 50 MHz
 - Differential clock: 10 to 250 MHz
 - · LVCMOS clock: 10 to 170 MHz
- Output frequency range:
 - Differential: 5 to 333.33 MHz
- LVCMOS: 5 to 170 MHz
- User-configurable clock output signal format per output: LVDS, LVPECL, HCSL, LVCMOS
- Multi-profile configuration support
- Temperature range: -40 to +85 °C
- Down and center spread spectrum
- · RoHS-6 compliant
- Si5332 Family Reference Manual

Table of Contents

1.	Features List	. 4
2.	Ordering Guide	. 5
3.	Functional Description.	. 6
	3.1 Functional Block Diagrams	. 7
	3.2 Modes of Operation	
	3.2.1 Initialization	
	3.3 Frequency Configuration	. 9
	3.4 Inputs	
	3.4.1 External Reference Input (XA/XB)	
	3.4.3 Input Selection	
	3.5 Outputs	.11
	3.5.1 Output Signal Format	
	3.5.2 Differential Output Terminations.	
	3.5.3 LVCMOS Output Terminations	
	3.5.5 LVCMOS Output Polarity	
	3.5.6 Output Enable/Disable	
	3.5.7 Differential Output Configurable Skew Settings.	
	3.5.8 Synchronous Output Disable Feature	
	3.6 Spread Spectrum.	
	3.7 Universal Hardware Input Pins	
	3.8 Custom Factory Pre-programmed Parts	
	3.9 I2C Serial Interface	.18
	3.10 In-Circuit Programming	.19
4.	Register Map	. 20
5.	Electrical Specifications	. 21
6.	Pin Descriptions	. 36
	6.1 Pin Descriptions (48-QFN)	.36
	6.2 Pin Descriptions (40-QFN)	.41
	6.3 Pin Descriptions (32-QFN)	.46
7.	Package Outline	. 50
	7.1 Si5332 6x6 mm 48-QFN Package Diagram, External Crystal Versions (Si5332A/B/C/D)	.50
	7.2 Si5332 6x6 mm 40-QFN Package Diagram, External Crystal Versions (Si5332A/B/C/D)	.51
	7.3 Si5332 5x5 mm 32-QFN Package Diagram, External Crystal Versions (Si5332A/B/C/D)	.52
	7.4 Si5332 6x6 mm 48-QFN Package Diagram, Embedded Crystal Versions (Si5332E/F/G/H)	.54
	7.5 Si5332 6x6 mm 40-QFN Package Diagram, Embedded Crystal Versions (Si5332E/F/G/H)	.55

	7.6	Si5332 5x5 m	1m 32-QI	N Pack	age Dia	grar	n, E	mb	ede	ded	l Cr	ysta	al Ve	ersio	ons	(Si	i53	32E	E/F	/G/	′H)			.56
8.	РСВ	Land Patter	'n.																					.57
	8.1	Si5332A/B/C/	'D 48-QF	N Land	Pattern															•				.57
	8.2	Si5332A/B/C/	′D 40-QF	N Land	Pattern																			.59
	8.3	Si5332A/B/C/	'D 32-QF	N Land	Pattern																•			.61
	8.4	Si5332E/F/G/	′H 48-LG	A Land I	Pattern																•			.63
	8.5	Si5332E/F/G/	′H 40-LG	A Land I	Pattern																•			.65
	8.6	Si5332E/F/G/	′H 32-LG	A Land I	Pattern																			.67
9.	Тор	Marking							•	•	•	•	• •							•	•		•	69
10	. Do	cument Chai	nge List														-					 		70


1. Features List

- Any-Frequency 6/8/12-output programmable clock generators
- Offered in three different package sizes, supporting different combinations of output clocks and user configurable hardware input pins
 - 32-pin QFN, up to 6 outputs
 - 40-pin QFN, up to 8 outputs
 - 48-pin QFN, up to 12 outputs
- MultiSynth[™] technology enables any-frequency synthesis on any output up to 250 MHz
- Integer output frequencies up to 333.33 MHz
- Embedded 50 MHz crystal option
- Highly configurable output path featuring a cross point mux
 - Up to three independent fractional synthesis output paths
 - Up to five independent integer dividers
- Ordering options for embedded 50 MHz reference crystal
- Input frequency range:
 - External crystal: 16 to 50 MHz
 - Differential clock: 10 to 250 MHz
 - LVCMOS clock: 10 to 170 MHz
- Output frequency range:
 - Differential: 5 to 333.33 MHz
 - LVCMOS: 5 to 170 MHz

- Embedded reference crystal option (E/F/G/H grades)
- User-configurable clock output signal format per output: LVDS, LVPECL, HCSL, LVCMOS
- Low phase jitter:
 - 175 fs RMS (embedded crystal)
 - 190 fs RMS (external crystal)
- PCIe Gen1/2/3/4, SRIS compliant
- 1.8 V, 2.5 V, 3.3 V core VDD
- Adjustable output-output delay
- Multi-profile configuration support:
 - Store up to 16 input/output configurations in the same custom part number
- Independent glitchless on-the-fly output frequency changes
- Very low power consumption
- Independent output supply pins for each bank of outputs:
 - 1.8 V, 2.5 V, or 3.3 V differential
 - 1.5 V, 1.8 V, 2.5 V, 3.3 V LVCMOS
- Programmable spread spectrum
 - Down and center spread from –0.1% –2.5% in 0.01% steps at 30 to 33 kHz
- Integrated power supply filtering
- Serial interface: I²C
- ClockBuilder Pro software utility simplifies device configuration and assigns custom part numbers
- Operating temperature range: –40 to +85 °C
- RoHS-6 compliant

2. Ordering Guide





Pre-programmed devices using a ClockBuilder Pro configuration file




Figure 2.1. Orderable Part Number Guide

External Clock

5MHz - 333.33MHz

5MHz - 200MHz

Si5332G

Si5332H

Integer mode only

Integer mode only

3. Functional Description

The Si5332 is a high-performance, low-jitter clock generator capable of synthesizing up to twelve user-programmable clock frequencies up to 333.33 MHz. The device supports free run operation using an external or embedded crystal, or it can lock to an external clock signal. The output drivers support up to twelve differential clocks or twenty four LVCMOS clocks, or a combination of both. The output drivers are configurable to support common signal formats, such as LVPECL, LVDS, HCSL, and LVCMOS. VDDO pins are provided for versatility, which can be set to 3.3 V, 2.5 V, 1.8 V or 1.5 V (CMOS only) to power the multi-format output drivers. The core voltage supply (VDD) accepts 3.3 V, 2.5 V, or 1.8 V and is independent from the output supplies (VDDOxs). Using its two-stage synthesis architecture and patented high-resolution low-jitter MultiSynth technology, the Si5332 can generate an entire clock tree from a single device.

The Si5332 combines a wideband PLL with next generation MultiSynth technology to offer the industry's highest output count high performance programmable clock generator, while maintaining a jitter performance below 200 fs RMS. The PLL locks to either an external 16-50 MHz crystal or an embedded 50 MHz crystal for generating free-running clocks or to an external clock (CLKIN_2/CLKIN_2# or CLKIN_3/CLKIN_3#) for generating synchronous clocks. In free-run mode, the oscillator frequency is multiplied by the PLL and then divided down either by an integer divider or MultiSynth for fractional synthesis.

The Si5332 features user-defined universal hardware input pins which can be configured in the ClockBuilder Pro software utility. Universal hardware pins can be used for OE, spread spectrum enable, input clock selection, output frequency selection, or I2C address select.

The device provides the option of storing a user-defined clock configuration in its non-volatile memory (NVM), which becomes the default clock configuration at power-up. To enable in-system programming, a power up mode is available through OTP which powers up the chip in an OTP defined default mode but with no outputs enabled. This allows a host processor to first write a user defined subset of the registers and then restart the power-up sequence to activate the newly programmed configuration without re-downloading the OTP.

3.1 Functional Block Diagrams




Figure 3.1. Block Diagram for 12-Output Si5332 in 48-QFN

The Si5332-GM3 48-QFN features:

- · Up to twelve differential clock outputs, with six VDDO pins.
- · Seven user-configurable HW input pins, defined using ClockBuilder Pro.




Figure 3.2. Block Diagram for 8-Output Si5332 in 40-QFN

The Si5332-GM2 40-QFN features:

- Up to eight differential clock outputs, with six VDDO pins.
- · Seven user-configurable HW input pins, defined using ClockBuilder Pro.




Figure 3.3. Block Diagram for 6-Output Si5332 in 32-QFN

The Si5332-GM1 32-QFN features:

- · Up to six differential clock outputs with individual VDDO.
- · Five user-configurable HW input pins, defined using ClockBuilder Pro.

3.2 Modes of Operation

The Si5332 supports both free-run and synchronous modes of operation. The default mode selection is set in ClockBuilder Pro. Alternatively, two universal hardware input pins can be defined as CLKIN_SEL[1:0] to select between a crystal or clock input. There is also the option to select the input source via the serial interface by writing to the input select register.

3.2.1 Initialization

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. The clock outputs will be squelched until the device initialization is done.

3.3 Frequency Configuration

The phase-locked loop is fully integrated and does not require external loop filter components. Its function is to phase lock to the selected input and provide a common synchronous reference to the high-performance MultiSynth fractional or integer dividers.

A cross point mux connects any of the MultiSynth divided frequencies or INT divided frequencies to individual output drivers or banks of output drivers. Additional output integer dividers provide further frequency division by an even integer from 1 to 63. The frequency configuration of the device is programmed by setting the input dividers (P), the PLL feedback fractional divider (Mn/Md), the MultiSynth fractional dividers (Nn/Nd), and the output integer dividers (R). Silicon Labs' Clockbuilder Pro configuration utility determines the optimum divider values for any desired input and output frequency plan

3.4 Inputs

The Si5332 requires an external 30–50 MHz crystal at its XIN/XOUT pins or the embedded 50 MHz crystal to operate in free-run mode, or an external input clock (CLKIN_2/CLKIN_2# or CLKIN_3/CLKIN_3#) for synchronous operation. An external crystal is not required in synchronous mode.

3.4.1 External Reference Input (XA/XB)

An external crystal (XTAL) is used in combination with the internal oscillator (OSC) on Si5332A/B/C/D to produce a low jitter reference for the PLL when operating in the free-run mode. The Si5332 Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. Refer to Table 5.4 External Crystal Input Specification on page 24 for crystal specifications.

For free-running operation, the internal oscillator can operate from a low-frequency fundamental mode crystal (XTAL) with a resonant frequency of 16 to 50 MHz. A crystal can easily be connected to pins XA and XB without external components, as shown in the figure below. Internal loading capacitance (CL) values from 2 pf to 30 pf can be selected via register settings or internal CL can be totally disabled allowing for external CL. Alternatively, an external CL can be used along with the internal CL.




Figure 3.4. External Reference Input (XA/XB)

The Si5332E/F/G/H options feature an embedded 50 MHz reference crystal that is used in the free run mode.

3.4.2 Input Clocks

An input clock is available to synchronize the PLL when operating in synchronous mode. This input can be configured as LVPECL, LVDS or HCSL differential, or LVCMOS. The recommended input termination schemes are shown in the Si5332 Family Reference Manual. Differential signals must be AC coupled. Unused inputs can be disabled by register configuration.

3.4.3 Input Selection

The active clock input is selected by register control, or by defining two universal input pins as CLKIN_SEL[1:0] in ClockBuilder Pro. A register bit determines input selection as pin or register selectable. If there is no clock signal on the selected input at power up, the device will not generate output clocks.

In a typical application, the Si5332 reference input is configured immediately after power-up and initialization. If the device is switched to another input more than ±1000 ppm offset from the initial input, the device must be recalibrated manually to the new frequency, temporarily turning off the clock outputs. After the VCO is recalibrated, the device will resume producing clock outputs. If the selected inputs are within ±1000 ppm, any phase error difference will propagate through the device at a rate determined by the PLL bandwidth. Hitless switching and phase build-out are not supported by the Si5332.

3.5 Outputs

The Si5332 supports up to 12 differential output drivers. Each output can be independently configured as a differential pair or as dual LVCMOS outputs. The 8-output and 12-output devices feature banks of outputs, with each bank sharing a common VDDO.

Table 3.1. Clock Outputs

Device/Package	Maximum Outputs
Si5332-GM1 (32-QFN)	6 Differential, 12 LVCMOS
Si5332-GM2 (40-QFN)	8 Differential, 16 LVCMOS
Si5332-GM3 (48-QFN)	12 Differential, 24 LVCMOS

The output stage is different for each of the three versions of Si5332.

- The 6-output device features individual VDDO pins for each clock output. Each clock output can be sourced from MultiSynth0, Multi-Synth1, the input reference clock, or one of the five INT dividers through the cross point MUX.
- The 8-output device includes four clock outputs with dedicated VDDO pins, each of which can be sourced from MultiSynth0, Multi-Synth1, the input reference clock, or one of the five INT dividers through the cross point MUX. The remaining four clock outputs are divided into Bank A and Bank B. Each Bank of outputs can be sourced from MultiSynth0, MultiSynth1, the input reference clock, or one of the five INT dividers through the cross point MUX. The outputs within each of the two Banks share a common VDDO pin.
- The 12-output device includes two clock outputs with dedicated VDDO pins, each of which can be sourced from MultiSynth0, Multi-Synth1, the input reference clock, or one of the five INT dividers through the cross point MUX. The remaining ten clock outputs are divided into Bank A, Bank B, Bank C, and Bank D. Each Bank of outputs can be sourced from MultiSynth0, MultiSynth1, the input reference clock, or one of the five INT dividers through the cross point MUX. The outputs within each of the four Banks share a common VDDO pin.

Utilizing the reference clock enables a fan-out buffer function from an input clock source to any bank of outputs.

Individual output Integer output dividers (R) allow the generation of additional synchronous frequencies. These integer dividers are configurable as divide by 1 (default) through 63.

3.5.1 Output Signal Format

The differential output swing and common mode voltage are programmable and compatible with a wide variety of signal formats including HCSL, LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS drivers, enabling the device to support both differential and single-ended clock outputs. Output formats can be defined in ClockBuilder Pro or via the serial interface.

3.5.2 Differential Output Terminations

LVDS Driver Termination

For a general LVDS interface, the recommended value for the differential termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z0) of the transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. The standard LVDS termination schematic as shown in Figure 3.5 Standard LVDS Termination on page 12 can be used with either type of output structure. Figure 3.6 Optional LVDS Termination on page 12, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 0.01 to 0.1 μ F. If using a non-standard termination, please contact Silicon Labs to confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.




Figure 3.5. Standard LVDS Termination




Figure 3.6. Optional LVDS Termination

Termination for 3.3 V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figure 3.7 3.3 V LVPECL Output Termination, Option 1 on page 13 and Figure 3.8 3.3 V LVPECL Output Termination, Option 2 on page 13 show two different layouts. Other suitable clock layouts may exist, and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3.7. 3.3 V LVPECL Output Termination, Option 1




Figure 3.8. 3.3 V LVPECL Output Termination, Option 2

Termination for 2.5 V LVPECL Outputs

Figure 3.9 2.5 V LVPECL Termination Example, Option 1 on page 14 and Figure 3.10 2.5 V LVPECL Termination Example, Option 2 on page 14 show examples of termination for the 2.5 V LVPECL driver option. These terminations are equivalent to terminating 50 Ω to VDDO – 2 V. For VDDO = 2.5 V, the VDDO – 2 V is very close to ground level. The R3 in Figure 3.10 2.5 V LVPECL Termination Example, Option 2 on page 14 can be optionally eliminated using the termination shown in Figure 3.9 2.5 V LVPECL Termination Example, Option 1 on page 14.




Figure 3.9. 2.5 V LVPECL Termination Example, Option 1




Figure 3.10. 2.5 V LVPECL Termination Example, Option 2

Termination for HCSL Outputs

The Si5332 HCSL driver option integrated termination resistors to simplify interfacing to an HCSL receiver. The HCSL driver supports both 100 Ω and 85 Ω transmission line options. This configuration option may be specified using ClockBuilder Pro or via the device I2C interface.




Figure 3.11. HCSL Internal Termination Mode




Figure 3.12. HCSL External Termination Mode

3.5.3 LVCMOS Output Terminations

LVCMOS outputs can be dc-coupled, as shown in the figure below.




Figure 3.13. LVCMOS Output Termination Example, Option 1




Figure 3.14. LVCMOS Output Termination Example, Option 2

3.5.4 LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pin for the respective bank.

3.5.5 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTxb). By default, the clock on the OUTxb pin is generated in phase with the clock on the OUTx pin. The polarity of these clocks is configurable enabling complimentary clock generation and/or inverted polarity with respect to other output drivers.

3.5.6 Output Enable/Disable

The universal hardware input pins can be programmed to operate as output enable (OEb), controlling one or more outputs. Pin assignment is done using ClockBuilder Pro. An output enable pin provides a convenient method of disabling or enabling the output drivers. When the output enable pin is held high all designated outputs will be disabled. When held low, the designated outputs will be enabled. Outputs in the enabled state can be individually disabled through register control.

3.5.7 Differential Output Configurable Skew Settings

Skew on the differential outputs can be independently configured. The skew is adjustable in 35 ps steps across a range of 245 ps.

3.5.8 Synchronous Output Disable Feature

Output clocks are always enabled and disabled synchronously. The output will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output.

3.6 Spread Spectrum

To help reduce electromagnetic interference (EMI), the Si5332 supports spread spectrum modulation. The output clock frequencies can be modulated to spread energy across a broader range of frequencies, lowering system EMI. The Si5332 implements spread spectrum using its patented MultiSynth technology to achieve previously unattainable precision in both modulation rate and spreading magnitude. Spread spectrum can be enabled through I2C, or by configuring one of the universal hardware input pins using ClockBuilder Pro.

The Si5332 features both center and down spread spectrum modulation capability, from 0.1% to 2.5%. Each MultiSynth is capable of generating an independent spread spectrum clock. The feature is enabled using a user-defined universal hardware input pin or via the device I2C interface. Spread spectrum can be applied to any output clock derived from a MultiSynth fractional divider, with any clock frequency up to 250 MHz. Since the spread spectrum clock generation is performed in the MultiSynth fractional dividers, the spread spectrum waveform is highly consistent across process, voltage and temperature. The Si5332 features two independent MultiSynth dividers, enabling the device to provide two independent spread profiles simultaneously to the clock output banks.

Spread spectrum is commonly used for 100 MHz PCI Express clock outputs. To comply with the spread spectrum specifications for PCI Express, the spreading frequency should be set to a maximum of 33 kHz and –0.5% down spread. A universal hardware input pin can be configured to toggle spread spectrum on/off.

3.7 Universal Hardware Input Pins

Universal hardware input pins are user configurable control input pins that can have one or more of the functions listed below assigned to them using ClockBuilder Pro.

Universal hardware input pins can be utilized for the following functions:

Description	Function
SSEN_EN0	Spread spectrum enable on MultiSynth0 (N0).
SSEN_EN1	Spread spectrum enable on MultiSynth0 (N1).
FS_INTx	Used to switch an integer output divider frequency from frequency A to frequency B.
FS_MSx	Used to switch a MultiSynth output divider output from frequency and/or change spread spectrum profile.
OE	Output enable for one or more outputs.
I2C address select	Sets the LSB of the I2C address to either 0 or 1.
CLKIN_SEL[1:0]	Selects between crystal or clock inputs.

Table 3.2. Universal Hardware Input Pins

Spread Spectrum Enable Pins (SSEN[1:0])

Spread_EN[1:0] pins are active pins that enable/disable spread spectrum on all outputs that correspond to MutliSynth0 or MultiSynth1, respectively. The change in frequency or spread spectrum will be instantaneous and may not be glitch free.

Table 3.3. SSEN_EN Pin Selection Table

SSEN_ENx	
0	Spread Spectrum disabled on MultiSynthx
1	Spread Spectrum enabled on MultiSynthx

Output Frequency Select Pins

There are five integer dividers, one corresponding to each of the five output banks. Using ClockBuilder Pro, a universal hardware input pin can be assigned for each integer divider, providing capability to select between two different pre-programmed divide values. Divider values of every integer from 8 to 255 are available in ClockBuilder Pro for each integer divider.

Table 3.4. F_{S_INT} Pin Selection Table

F _{S_INTx}	Output Frequency from INTx
0	Frequency A, as defined in ClockBuilder Pro
1	Frequency B, as defined in ClockBuilder Pro

Output Enable

A universal hardware input pin can be defined to control output enable of a differential output, a bank of differential outputs, or as a global output enable pin controlling all outputs. Upon de-assertion of an OE pin, the corresponding output will be disabled within 2-6 clock cycles. Asserting an OE pin from disable to enable will take <20 µs for the output to have a clean clock.

Output enabled/disabled for LVCMOS are done in pairs. Each differential buffer True and Compliment output can generate an LVCMOS clock and the OE pin associated with the True and Compliment output buffer will control the respective LVCMOS pair.

For example: If DIFF0 is configured to be SE1 and DIFF0# is configured to be SE2 and OE1 is the associated OE pin, de-asserting the OE1 pin will disable both SE1 and SE2 outputs. The disable and enable of the outputs to a known state is glitch free.

I2C Address Pin

This pin sets the LSB of the I2C address. For example, if the I2C address is A6h, setting this pin high will set the I2C address to A7h.

CLKIN_SEL[0:1] Pins

These pins are used to set the input source clock between the input clock channels (Crystal, CLKIN_2/CLKIN_2# or CLKIN_3/ CLKIN_3#). Upon switching the input clock source, the output will not be glitch free. It is intended for the user to set this pin to a known state before the system is powered up or have the receiver address any unintended output signals when switching to a different input source clock.

Multi-Profile

Si5332 has the ability to store up to 16 unique configurations in the same custom part number by enabling multi-profile support in ClockBuilder Pro after selecting the desired Si5332 device. The ClockBuilder Pro wizard guides users to enter the input/output/feature set needed for each individual profile configuration, then compiles them together and assigns the necessary number of universal hardware pins based on the number of profiles entered.

3.8 Custom Factory Pre-programmed Parts

Custom pre-programmed parts can be ordered corresponding to a specific configuration file generated using the ClockBuilder Pro software utility. Silicon Labs writes the configuration file into the device prior to shipping. Use the ClockBuilder Pro custom part number wizard (http://www.silabs.com/clockbuilderpro) to quickly and easily generate a custom part number for your ClockBuilder Pro configuration file. A factory pre-programmed part will generate clocks at power-up.

In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Silicon Labs sales representative. Samples of your pre-programmed device will ship within two weeks.

3.9 I2C Serial Interface

The Si5332 is compatible with rev6 of the I2C specification, including Standard, Fast, and Fast+ modes.

Configuration and operation of the Si5332 can be controlled by reading and writing registers using the I²C. Communication with a 1.8 V to 3.3 V host is supported. See the Si5332 Family Reference Manual for details.

3.10 In-Circuit Programming

The Si5332 is in-system configurable using the I^2C interface by the following two methods:

- *In-ciruit configuration of device registers after power-up.* With this method changes to volatile register memory can be done as required to produce the desired outputs. This does not alter internal NVM; therefore, register memory changes are lost at power-down. Refer to the *Si5332 Family Reference Manual* available on our web site for details.
- In-circuit re-configuration of internal NVM. Writing to internal NVM requires the use of the CBPro Field Programmer (CBPROG-DON-GLE) and CBPro software. See UG286: ClockBuilderPro Field Programmer Kit user's guide available on our web site for more information. (One important note: The Si5332 core VDDs (VDD_DIG, VDDA, and VDD_XTAL) must be powered by 3.3 V during in-circuit NVM programming.)

4. Register Map

Refer to the Si5332 Family Reference Manual for a complete list of registers descriptions and settings.

5. Electrical Specifications

Table 5.1. Recommended Operating Conditions

 $(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V \text{ to } 3.3 V + 10\% - 5\%, V_{DDO} = 1.8 V \pm 5\%, 2.5 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Ambient Temperature	T _A		-40	25	85	°C
Junction Temperature	TJ _{MAX}			_	125	°C
Core Supply Voltage	V _{DDA} , V _{DD_DIG} , V _{DD_xtal}		1.71	_	3.63	V
Output Driver Supply Voltage	V _{DDO}		1.425	_	3.63	V

Note:

1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.

Table 5.2. DC Characteristics

(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V to 3.3 V +10%/-5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Conditio	n	Min	Тур	Мах	Units
Core Supply Current	I _{DD}			—	45	70	mA
Output Buffer Supply Cur-	I _{DDOx}	LVPECL Output ³ @ 156.25 MHz		_	33	35	mA
rent		HCSL Output ³ @ 10	0 MHz	—	20	22	mA
		LVDS Output ³ @ 156	.25 MHz	_	11	13	mA
		3.3 V VDDO LVCMOS ⁴ output @ 170 MHz		_	16	19	mA
			2.5 V VDDO LVCMOS ⁴ output @ 170 MHz		9	11	mA
		1.8 VDDO LVCMOS ⁴ output @ 170 MHz		—	7.5	8.5	mA
Total Power Dissipation	Pd	48-pin Notes 5		_	590		mW
		40-pin	Note 1, 5		320	_	mW
		32-pin	Notes 2, 5	—	270	_	mW


Notes:

1. Si5332 40-pin test configuration: V_{DDD} = V_{DDA} = V_{DDI} = 1.8 V, 4 × 2.5 V LVDS outputs enabled @ 156.25 MHz, 2 × 1.8 V HCSL outputs enabled @ 100 MHz, 2x 3.3 V LVCMOS outputs enabled @ 25 MHz. . Excludes power in termination resistors.

2. Si5332 32-pin test configuration: V_{DDD} = V_{DDA} = V_{DDI} = 1.8 V, 2 × 2.5 V LVDS outputs enabled @ 156.25 MHz, 2 × 1.8 V HCSL outputs enabled @ 100 MHz. 2x 3.3 V LVCMOS outputs enabled @ 25 MHz. Excludes power in termination resistors.

3. Differential outputs terminated into a 100 Ω load.

4. LVCMOS outputs measured into a 5 inch 50 Ω PCB trace with 4 pF load.



5. Detailed power consumption for any configuration can be estimated using ClockBuilderPro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.

Table 5.3. Clock Input Specifications

 $(V_{DD} = V_{DDA} = V_{DD_{DIG}} = V_{DD_{XTAL}} = 1.8 \text{ V to } 3.3 \text{ V } +10\% -5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_{A} = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Input Clock (AC-coupled Diff	erential Input Clock	on CLKIN_2/CLKIN_2# or CL	KIN_3/CLKIN_	_3#)		
Frequency	F _{IN}	Differential	10	_	250	MHz
Voltage Swing	V _{PP_DIFF} ³	Differential AC-coupled < 333.33 MHz	0.5		1.8	V _{PP_diff}
Slew Rate	SR/SF	20-80%	0.75	_	_	V/ns
Duty Cycle	DC		40	—	60	%
Input Impedance	R _{IN}		10	—	_	kΩ
Input Capacitance	C _{IN}		2	3.5	6	pF
Input Clock (AC-coupled LVC	CMOS Input Clock o	n CLKIN_2 or CLKIN_3)				
Frequency	F _{IN}		10	_	170	MHz
Input High Voltage	V _{IH}		0.8 × V _{DD}			V
Input Low Voltage	V _{IL}		_	_	$0.2 \times V_{DD}$	V
Slew Rate ^{1,2}	SR/SF	20-80%	0.75	_	_	V/ns
Duty Cycle	DC		40	_	60	%
Input Capacitance	C _{IN}		2	3.5	6	pF
Input Clock (AC-coupled Input	ut Clock on XA)				I	1
Frequency	F _{IN}		10	—	170	MHz
Voltage Swing				_	1	V
Input Low Voltage	V _{IL}		_	—	0.2 x V _{DD}	V
Slew Rate ^{1, 2}	SR/SF	20-80%	0.75		—	V/ns
Duty Cycle	DC		40	_	60	%
Input Capacitance	C _{IN}		2	3.5	6	pF
Notes:	I					1

1. Imposed for jitter performance.

2. Rise and fall times can be estimated using the following simplified equation: $tr/tf_{80-20} = ((0.8 - 0.2) * V_{IN_Vpp_se}) / SR$.

3. V_{PP_DIFF} = 2 x $V_{PP_SINGLE-ENDED}$

Table 5.4. External Crystal Input Specification

(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V to 3.3 V +10%/-5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Crystal Frequency	F _{xtal}			16-50		MHz
Load Capacitance	CL	16 - 30 MHz	6	12	18	pF
		31 - 50 MHz			10	pF
Shunt Capacitance	Co	16 - 30 MHz	_	_	7	pF
		31 - 50 MHz	_	_	2	pF
ESR	CL	16 - 30 MHz	_	_	50	Ω
		31 - 50 MHz	_	_	50	Ω
Max Crystal Drive Level	dL		250	_	_	μW
Input Capacitance ¹	C _{IN}	Internal cap disabled		2.5	_	pF
		Internal cap enabled (per pad)	3	_	29	pF
Input Voltage	V _{XIN}		-0.3	_	1.3	V

Notes:

1. Internal capacitance on the xtal input pads is programmable or can be disabled. Please reference section 5.3.1 for more detailed information.

Table 5.5. Embedded Crystal Specifications

Symbol	Test Condition	Min	Тур	Max	Units
fi	Measured at +25 °C at time of shipping	_	±20	_	ppm
		-50	_	50	ppm
		-30	_	30	ppm
	,	fi Measured at +25 °C at	fi Measured at +25 °C at time of shipping -50	fi Measured at +25 °C at time of shipping — ±20 -50 —	fi Measured at +25 °C at time of shipping — ±20 — -50 -50 -50 50

Note:

1. Internal crystal loading capacitance is set at factory during device frequency calibration and can not be changed.

Table 5.6. Control Pins

$(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V \text{ to } 3.3 V + 10\% - 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Si5332 Control Input Pins (Inputx)				•		
Input Voltage	V _{IL}		-0.1	_	0.3 × VDD ¹	V
	V _{IH}		0.7 × VDD ¹	—	1.1 × V _{DD}	V
Input Capacitance	C _{IN}		_	_	4	pF
Pull-up/down Resistance	R _{IN}		_	50	_	kΩ
Note:						I

1. V_{DD} indicates all core voltages $V_{DD_{-}DIG}$, V_{DDA} , and $V_{DD_{-}XTAL}$ which are required to all be using same nominal voltage.

Table 5.7. Differential Clock Output Specifications

 $(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +10\% -5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Con	dition	Min	Тур	Мах	Units
Output Frequency	f _{OUT}	Integer synthe	esis mode	5	_	333.33 ²⁰	MHz
		Fractional syntl	nesis mode	5	_	250	MHz
Duty Cycle	DC			48	_	52	%
Output-Output Skew	T _{SK}	Within the sa	ime bank	_	_	30	ps
		Across b	anks	_	_	80	ps
Output Voltage Swing	V _{SEPP}	LVPECL		0.6	0.75	0.85	V _{PP}
		LVDS	1.8/2.5/3.3 V	0.3	0.375	0.45	V _{PP}
		HCSL		0.7	0.8	0.9	V _{PP}
Common Mode Voltage	V _{CM}	LVPECL		_	VDDO-1.4	_	V
		LVDS	2.5/3.3 V	1.125	1.2	1.275	V
		LVDS	1.8 V	0.75	0.8	0.85	V
		HCSL		0.35	0.4	0.45	V
HCSL Edge Rate	Edgr	Notes 12,	14,18	1	_	4.5	V/ns
HCSL Delta Tr	D _{tr}	Notes 14,	17, 18	—	—	135	ps
HCSL Delta Tf	D _{tf}	Notes 14,	17, 18	_	_	125	ps
HCSL Vcross Abs	V _{xa}	Notes 11, 13	3, 14, 17	250	_	550	mV
HCSL Delta Vcross	D _{vcrs}	Notes 14, 17			_	140	mV
HCSL Vovs	V _{ovs}	Notes 14, 17			_	V _{HIGH} +300	mV
HCSL Vuds	V _{uds}	Notes 14, 17				V _{LOW} -300	mV
HCSL Vrng	V _{rng}	Notes 14, 17		V _{HIGH} -200	_	V _{LOW} +200	mV
Rise and Fall Times	t _R /t _F	LVDS (fast mode)	3.3 V or 2.5 V	150	200	350	ps
(20% to 80%)		LVDS (slow mode)	3.3 V or 2.5 V	350	530	620	ps
			1.8 V	150	225	350	ps
Rise and Fall Times	t _R /t _F	LVPE	CL	150	_	320	ps
(20% to 80%)		HCS	L	_	_	420	ps

 Notes: For best jitter performance, keep the midpoint differential input slew rate faster than 0.3 V/ns. Not in PLL bypass mode. For best jitter performance, keep the midpoint input single ended slew rate faster than 1 V/ns. On chip termination resistance can be programmed on (100ohm) or off (high impedance). Not including R divider. Input capacitance on crystal pins targets 23 pf each plus 1 pf external trace capacitance to provide 12 pf series equivalent cryst load capacitance. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150mV to +150 on the differential waveform. Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossin to Trest onfiguration is Rs=33.2 Ω, Rp=49.9, 2 pF. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg - 0.700), Vcross(rel) Max = 0.55 0.5 (0.50 - Vhavg). Measurement taken from Single Ended waveform. Measurement taken from Single		SI5332BC089	75-GM2 Skyworks Solutions Inc. IC CL	OCK GENERATO	DR QFN		332 Data Shee pecifications
 For best jitter performance, keep the midpoint differential input slew rate faster than 0.3 V/ns. Not in PLL bypass mode. For best jitter performance, keep the midpoint input single ended slew rate faster than 1 V/ns. On chip termination resistance can be programmed on (100ohm) or off (high impedance). Not including R divider. Input capacitance on crystal pins targets 23 pf each plus 1 pf external trace capacitance to provide 12 pf series equivalent crys load capacitance. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150mV to +150 on the differential waveform . Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossin 0.5 (0.700 - Vhavg). Measurement taken from Single Ended waveform. Measurement taken from differential waveform VLow Math function. Oreshoot is defined as the absolute value of the maximum voltage. The crossing point must meet the absolute and relative crossing point specifications simultaneously. Avcross is defined as the absolute value of the minimum voltage. Avcross is defined as the absolute value of the minimum voltage. Measured in toxic proves for any particular system. Measure with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	Parameter	Symbol	Test Condition	Min	Тур	Max	Units
 2. Not in PLL bypass mode. 3. For best jitter performance, keep the midpoint input single ended slew rate faster than 1 V/ns. 4. On chip termination resistance can be programmed on (100ohm) or off (high impedance). 5. Not including R divider. 6. Input capacitance on crystal pins targets 23 pf each plus 1 pf external trace capacitance to provide 12 pf series equivalent crys load capacitance. 7. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#. 8. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150mV to +150 on the differential waveform. Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall. 9. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossin 0. For (0.700 - Vhavg). 12. Measurement taken from Single Ended waveform. 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the maximum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. Alvcross for any particular system. 18. Measure in Vcross for any particular system. 18. Measure date with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 					1		
 3. For best jitter performance, keep the midpoint input single ended slew rate faster than 1 V/ns. 4. On chip termination resistance can be programmed on (100ohm) or off (high impedance). 5. Not including R divider. 6. Input capacitance on crystal pins targets 23 pf each plus 1 pf external trace capacitance to provide 12 pf series equivalent crystoad capacitance. 7. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#. 8. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150mV to +150 on the differential waveform. Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall. 9. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossin 0. Test configuration is Rs=33.2 Ω, Rp=49.9, 2 pF. 11. Voross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg - 0.700), Vcross(rel) Max = 0.55 0.5 (0.700 - Vhavg). 12. Measurement taken from Single Ended waveform. 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the minimum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	• •		dpoint differential input slew rate fas	ster than 0.3 V/	ns.		
 4. On chip termination resistance can be programmed on (1000hm) or off (high impedance). 5. Not including R divider. 6. Input capacitance on crystal pins targets 23 pf each plus 1 pf external trace capacitance to provide 12 pf series equivalent crystol cad capacitance. 7. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#. 8. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150mV to +150 on the differential waveform. Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall. 9. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing 10. Test configuration is Rs=33.2 Ω, Rp=49.9, 2 pF. 11. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg - 0.700), Vcross(rel) Max = 0.55 0.5 (0.700 - Vhavg). 12. Measurement taken from differential waveform. 13. Measurement taken from differential waveform. 14. Overshoot is defined as the absolute value of the maximum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. Avcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	••			6	l		
 5. Not including R divider. 6. Input capacitance on crystal pins targets 23 pf each plus 1 pf external trace capacitance to provide 12 pf series equivalent crystol cad capacitance. 7. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#. 8. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150mV to +150 on the differential waveform. Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall. 9. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossin 10. Test configuration is Rs=33.2 Ω, Rp=49.9, 2 pF. 11. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg - 0.700), Vcross(rel) Max = 0.55 0.5 (0.700 - Vhavg). 12. Measurement taken from Single Ended waveform. 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the maximum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute value of the minimum voltage. 17. Avcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	• •	•			/ns.		
 6. Input capacitance on crystal pins targets 23 pf each plus 1 pf external trace capacitance to provide 12 pf series equivalent crystolad capacitance. 7. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#. 8. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150mV to +150 on the differential waveform. Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall. 9. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossin 10. Test configuration is Rs=33.2 Ω, Rp=49.9, 2 pF. 11. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg - 0.700), Vcross(rel) Max = 0.55 0.5 (0.700 - Vhavg). 12. Measurement taken from Single Ended waveform. 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the minimum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	•	istance can be p	rogrammed on (1000nm) of on (nig	n impedance).			
 7. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#. 8. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150mV to +150 on the differential waveform. Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall. 9. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing 10. Test configuration is Rs=33.2 Ω, Rp=49.9, 2 pF. 11. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg - 0.700), Vcross(rel) Max = 0.55 0.5 (0.700 - Vhavg). 12. Measurement taken from Single Ended waveform. 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the minimum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	6. Input capacitance on cr	ystal pins targets	s 23 pf each plus 1 pf external trace	capacitance to	provide 12	pf series equiv	valent crystal
 8. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150mV to +150 on the differential waveform . Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall. 9. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossin 10. Test configuration is Rs=33.2 Ω, Rp=49.9, 2 pF. 11. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg - 0.700), Vcross(rel) Max = 0.55 0.5 (0.700 - Vhavg). 12. Measurement taken from Single Ended waveform. 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the maximum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	•	oint where the ir	stantaneous voltage value of the ris	sing edge of CL	K equals the	e falling edge o	of CLK#.
 10. Test configuration is Rs=33.2 Ω, Rp=49.9, 2 pF. 11. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg - 0.700), Vcross(rel) Max = 0.55 0.5 (0.700 - Vhavg). 12. Measurement taken from Single Ended waveform. 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the maximum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	8. Measure taken from diff on the differential wave along the clock edge O	ferential wavefor form . Scope is s	m on a component test board. The oset to average because the scope sa	edge (slew) rat ample clock is	e is measure making mos	ed from -150m t of the dynami	V to +150mV ic wiggles
 11. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg - 0.700), Vcross(rel) Max = 0.55 0.5 (0.700 - Vhavg). 12. Measurement taken from Single Ended waveform. 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the maximum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	9. This measurement refe	rs to the total va	iation from the lowest crossing poin	t to the highes	t, regardless	of which edge	e is crossing.
 0.5 (0.700 - Vhavg). 12. Measurement taken from Single Ended waveform. 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the maximum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	10. Test configuration is Rs	=33.2 Ω, Rp=49	.9, 2 pF.				
 13. Measurement taken from differential waveform VLow Math function. 14. Overshoot is defined as the absolute value of the maximum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	. ,	x are derived us	ng the following, Vcross(rel) Min = (0.250 + 0.5 (Vh	navg - 0.700)), Vcross(rel) M	/lax = 0.550 -
 14. Overshoot is defined as the absolute value of the maximum voltage. 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	12. Measurement taken fro	m Single Ended	waveform.				
 15. Undershoot is defined as the absolute value of the minimum voltage. 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	13. Measurement taken fro	m differential wa	veform VLow Math function.				
 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously. 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 	14. Overshoot is defined as	the absolute va	lue of the maximum voltage.				
 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. 			•				
allowed variance in Vcross for any particular system. 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max. Vcm Vcm	• ·		• · · ·		-		
OUTx Vcm Vcm Vpp_se Vcm Vcm Vpp_diff = 2*Vpp_se	allowed variance in Vcr	oss for any partie	cular system.		-		aximum
Vcm Vcm Vpp_se Vcm Vcm Vpp_diff = 2*Vpp_se	18. Measured with oscilloso	cope, averaging	off, using min max statistics. Variatio	on is the delta	between mir	and max.	
Vcm ↓ ↓ ↓ ↓ Vpp_se	Vcm Vcm		/pp_se Vcm	p_diff = 2*Vpp_	se		
19. LVDS swing levels for 50 Ω transmission lines. 20. Actually 333 + 1/3 MHz.	-		n lines.				

Table 5.8. LVCMOS Clock Output Specifications

 $(V_{DD} = V_{DDA} = V_{DD_{DIG}} = V_{DD_{XTAL}} = 1.8 \text{ V to } 3.3 \text{ V } +10\% -5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_{A} = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Frequency	fout	1.8-3.3 V CMOS	5	_	170	MHz
		1.5 V CMOS	5	—	133.33	MHz
Rise/Fall Time, 3.3 V (20-80%)	t _R /t _F	50 Ω impedance, 5" trace, CL = 4 pf	_	0.5	0.8	ns
Rise/Fall Time, 2.5 V (20-80%)	t _R /t _F	50 Ω impedance, 5" trace CL = 4 pf	_	0.6	0.95	ns
Rise/Fall Time, 1.8 V (20-80%)	t _R /t _F	50 Ω impedance, 5" trace CL = 4 pf	_	0.75	1.3	ns
Rise/Fall Time, 1.5 V (20-80%)	t _R /t _F	50 Ω impedance, 5" trace CL = 4 pf	_	0.9	1.3	ns
CMOS Output Resistance		3.3 V	—	46		Ω
(Single Strength)		2.5 V	—	48	—	Ω
		1.8 V	—	53		Ω
		1.5 V	—	58	_	Ω
CMOS Output Resistance		3.3 V	—	23	—	Ω
(Double Strength)		2.5 V	—	24		Ω
		1.8 V	—	27	—	Ω
		1.5 V	—	29	—	Ω
CMOS Output Voltage	V _{OH}	-4 mA load	VDDO-0.3	_	_	V
	V _{OL}	4 mA load	—	_	0.3	V
Duty Cycle	DC	XO and PLL mode	45	_	55	%

Table 5.9. Performance Characteristics

 $(V_{DD} = V_{DDA} = V_{DD_{DIG}} = V_{DD_{XTAL}} = 1.8 V \text{ to } 3.3 V + 10\% - 5\%, V_{DDO} = 1.8 V \pm 5\%, 2.5 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Power Ramp	t _{VDD}	0 V to V _{DDmin}	0.1	—	10	ms
Initialization Time	tinitialization	Time for I2C to become operational after core supply exceeds V _{DDmin}	—	-	15	ms
Clock Stabilization from Power-up	t _{STABLE}	Time for clock outputs to appear after POR	_	15	25	ms
Input to Output Propagation Delay	t _{PROP}	Buffer mode		2.5	4	ns
		(PLL Bypass)				
Spread Spectrum PP Frequency Deviation	SSDEV	MultiSynth Output < 250 MHz	0.1	-	2.5	%
0.5% Spread Frequency Deviation	SSDEV	MultiSynth Output < 250 MHz	0.4	0.45	0.5	%
Spread Spectrum Modulation Rate	SSDEV	MultiSynth Output < 250 MHz	30	31.5	33	kHz

Notes:

1. Outputs at same frequencies and using the same driver format.

2. The maximum step size is only limited by the register lengths; however, the MultiSynth output frequency must be kept between 5 MHz and 250MHz.

3. Update rate via I2C is also limited by the time it takes to perform a write operation.

4. Default value is ~31.5 kHz.

Table 5.10. Jitter Performance Specifications

 $(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +10\% -5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Тур	Max	Units
Jitter Generation, Locked to External 25 MHz	J_{GEN}	INT Mode 12 kHz – 20 MHz ^{1,2}	210	280	fs RMS
Clock		FRAC/DCO Mode 12 kHz – 20 MHz ^{3,5}	250		fs RMS
-	J _{PER}	Derived from integrated phase noise at a	3.3		ps Pk-Pk
-	J _{CC}	BER of 1e-12	3.1		ps Pk
	J_PER	N = 10,000 cycles Integer or Fractional	12		ps Pk-Pk
-	Jcc	Mode. ^{2,3} Measured in the time domain. Performance is limited by the noise floor of the equipment.	11		ps Pk
Jitter Generation, Locked to External 25 MHz	J_{GEN}	INT Mode 12 kHz – 20 MHz ^{1,2}	190	240	fs RMS
Crystal		FRAC/DCO Mode 12 kHz – 20 MHz ^{3,5}	250		fs RMS
	J _{PER}	Derived from integrated phase noise at a BER of 1e-12	3.5		ps Pk-Pk
-	JCC	BER 01 18-12	3.1		ps Pk
-	J _{PER}	N = 10, 000 cycles Integer or Fractional Mode. ^{2,3} Measured in the time domain. Performance is limited by the noise floor of the equipment.	12		ps Pk-Pk
	Jcc		11		ps Pk
Jitter Generation, Locked to Embedded 50 MHz	J_{GEN}	INT Mode 12 kHz – 20 MHz ^{1,2}	175	215	fs RMS
Crystal		FRAC/DCO Mode 12 kHz – 20 MHz ^{3,5}	250		fs RMS
-	J _{PER}	Derived from integrated phase noise at a	3.2		ps Pk-Pk
-	J _{CC}	BER of 1e-1	2.8		ps Pk
	J _{PER}	N = 10,000 cycles Integer or Fractional	12		ps Pk-Pk
	Jcc	Mode. ^{2,3} Measured in the time domain. Performance is limited by the noise floor of the equipment.	11		ps Pk
Power Supply Noise Rejection ⁶	PSNR	25 kHz	-100	_	dBc
		50 kHz	-97		
		100 kHz	-72		-
		500 kHz	-83	_	
		1 MHz	-91		

Parameter	Symbol	Test Condition	Тур	Мах	Units		
Notes:							
1. INT jitter generation test cor	nditions f _{OUT} = 15	6.25 MHz LVPECL.					

- 2. Integer mode assumes that the output dividers (Nn/Nd) are configured with an integer value.
- 3. Fractional and DCO modes assume that the output dividers (Nn/Nd) are configured with a fractional value and the feedback divider is integer.
- 4. All jitter data in this table is based upon all output formats being differential. When LVCMOS outputs are used, there is the potential that the output jitter may increase due to the nature of LVCMOS outputs. If your configuration implements any LVCMOS output and any output is required to have jitter less than 3 ps RMS, contact Silicon Labs for support to validate your configuration and ensure the best jitter performance.

5. FRAC jitter generation test conditions f_{OUT} = 150 MHz LVPECL.

6. Measured at 156.25 MHz carrier frequency. 100 mVpp sine wave noise added and noise spur amplitude measured.

Table 5.11. PCI-Express Clock Outputs (100 MHz HCSL)

$(V_{DD} = V_{DDA} = V_{DD} DIG = V_{DD} XTAL$	= 1.8 V to 3.3 V +10%/-5%, V _{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3	V ±5%, T _A = -40 to 85 °C)

Parameter	Test Condition	SSC On/Off	Тур	Мах	Units
PCIe Gen 1.1	Includes PLL BW 1.5-22 MHz,	Off	11	19	ps RMS
	Peaking = 3dB, Td=10 ns,	On	22	30	ps RMS
	Ftrk=1.5 MHz with BER = 1E-12 2				
PCIe Gen 2.1	Includes PLL BW 5MHz & 8–16 MHz,	Off	0.016	0.023	ps RMS
	Jitter Peaking = 0.01-1 dB & 3 dB,	On	0.12	0.21	ps RMS
	Td=12ns, Low Band, F < 1.5 MHz				
-	Includes PLL BW 5 MHz & 8–16 MHz,	Off	0.12	0.17	ps RMS
	Jitter Peaking = 0.01-1dB & 3dB,	On	0.8	1.3	ps RMS
	Td=12ns, High Band, 1.5 MHz < F < Nyquist ²				
PCIe Gen 3.0 Com-	Includes PLL BW 2–4 MHz & 5 MHz, Peaking =	Off	0.037	0.048	ps RMS
mon Clock	0.01-2dB & 1dB,	On	0.26	0.35	ps RMS
	Td=12 ns, CDR = 10 MHz ^{2, 3}				
PCIe Gen3.0 SRIS	Includes PLL BW 4 MHz	On	0.35	0.41	ps RMS
	Peaking = 2dB & 1dB, Td=12 ns				
	CDR = 10 MHz ^{2, 3}				
PCIe Gen 4.0 Com-	Includes PLL BW 2–4 MHz & 5 MHz, Peaking =	Off	0.037	0.048	ps RMS
mon Clock	0.01-2dB & 1dB,	On	0.26	0.35	ps RMS
	Td=12 ns, CDR = 10 MHz ^{2, 3}				
PCIe Gen4.0 SRIS	Includes PLL BW 4 MHz	On	0.37	0.42	ps RMS
	Peaking = 2dB & 1dB, Td=12 ns				
	CDR = 10 MHz ^{2, 3}				

Notes:

1. All jitter data in this table is based upon all output formats being differential. When LVCMOS outputs are used, there is the potential that the output jitter may increase due to the nature of LVCMOS outputs. If your configuration implements any LVCMOS output and any output is required to have jitter less than 3 ps RMS, contact Silicon Labs for support to validate your configuration and ensure the best jitter performance.

2. All output clocks 100 MHz HCSL format. Jitter data taken from Clock Jitter Tool v.1.3.

3. Excludes oscilloscope sampling noise.

Table 5.12. Fanout Mode Additive Jitter Performance Specifications

 $(V_{DD} = V_{DDA} = V_{DD_{DIG}} = V_{DD_{XTAL}} = 1.8 \text{ V to } 3.3 \text{ V } +10\% -5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Тур	Мах	Units
Additive Phase Jitter		156.25MHz, 12kHz-20MHz ¹ , LVDS (slow mode)	130 (LVDS slow)	170	fs RMS
		156.25MHz, 12kHz-20MHz, LVDS (fast mode)	120	150	fs RMS
		156.25MHz, 12kHz-20MHz, LVPECL ¹	110	140	fs RMS
		156.25MHz, 12kHz-20MHz, HCSL ¹	120	150	fs RMS
PCle Gen3 / 4 Addi- tive Phase Jitter		100MHz HCSL in- put/outputs Includes PLL BW 2– 4 MHz, CDR = 10 MHz ^{2, 3, 4, 5}	28	36	fs RMS

1. Measured with differential input on CLKIN_2, bypassing the PLL to any output.

2. Silicon Labs PCIe Clock Jitter Tool is used to obtain measurements for additive phase jitter. Additive Phase Jitter = sqrt(output jitter² - input jitter²). Input used is 100 MHz from Si5340.

3. Measurements on 100 MHz output use the template file in the PCIe Clock Jitter Tool.

4. For complete PCIe specifications, visit www.pcisig.com.

5. Input clock slew rate of 3.0 V/ns used for jitter measurements.

Table 5.13. Thermal Characteristics (Si5332A/B/C/D only)

Parameter	Symbol	Test Condition ¹	Value	Units
Si5332 — 48 QFN	'			1
Thermal Resistance, Junction to Ambient	θ _{JA}	Still Air	25.5	°C/W
		Air Flow 1 m/s	22.1	_
		Air Flow 2 m/s	20.9	
Thermal Resistance, Junction to Case	θ _{JC}		14	
Thermal Resistance, Junction to Board	θ _{JB}		11.3	
	Ψјв		11.0	
Thermal Resistance, Junction to Top Center	ΨJT		0.4	
Si5332 — 40 QFN		1	1	1

Parameter	Symbol	Test Condition ¹	Value	Units
Thermal Resistance, Junction to Ambient	θ _{JA}	Still Air	25.6	°C/W
		Air Flow 1 m/s	22.2	
		Air Flow 2 m/s	21.0	
Thermal Resistance, Junction to Case	θ _{JC}		14.1	
Thermal Resistance, Junction to Board	θ _{JB}		11.4	
	Ψјв		11.1	
Thermal Resistance, Junction to Top Center	ΨJT		0.4	
Si5332 — 32 QFN				
Thermal Resistance, Junction to Ambient				
Thermal Resistance, Junction to Ambient	θ _{JA}	Still Air	32.8	°C/W
Thermal Resistance, Junction to Ambient	θ _{JA}	Still Air Air Flow 1 m/s	32.8 28.8	°C/W
Thermal Resistance, Junction to Ambient	θ _{JA}			°C/W
	θ _{JA} θ _{JC}	Air Flow 1 m/s	28.8	°C/W
Thermal Resistance, Junction to Case		Air Flow 1 m/s	28.8 27.6	°C/W
Thermal Resistance, Junction to Ambient Thermal Resistance, Junction to Case Thermal Resistance, Junction to Board	θ _{JC}	Air Flow 1 m/s	28.8 27.6 18.5	°C/W

1. Based on PCB Dimension: 3" x 4.5", PCB Thickness: 1.6 mm, PCB Land/Via under GND pad: 36, Number of Cu Layers: 4.

2. Thermal characteristics for Si5332E/F/G/H for embedded crystal package options will be available soon.

Table 5.14. Absolute Maximum Ratings^{1,2,3}

Parameter	Symbol	Test Condition	Value	Units
Storage Temperature Range	T _{STG}		–55 to +150	°C
DC Supply Voltage	V _{DD}		-0.5 to 3.8	V
	V _{DDA}		-0.5 to 3.8	V
	VDD _{xtal}		-0.5 to 3.8	V
	V _{DDO}		-0.5 to 3.8	V
Input Voltage Range	VI	XIN/XOUT	-0.3 to 1.3	V
Latch-up Tolerance	LU		JESD78 Corr	pliant
ESD Tolerance	НВМ	100 pF, 1.5 kΩ	2.0	kV
Junction Temperature	T _{JCT}		-55 to 125	°C
Soldering Temperature	T _{PEAK}		260	°C
Soldering Temperature Time at T _{PEAK}	T _P		20 to 40	sec

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. For more packaging information, go to www.silabs.com/support/quality/pages/RoHSInformation.aspx.

3. The device is compliant with JEDEC J-STD-020.

6. Pin Descriptions

6.1 Pin Descriptions (48-QFN)




Figure 6.1. 48-QFN

Si5332 Data Sheet

Table 6.1. Si5332 Pin Descriptions (48-QFN)

Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Ρ	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL.
2	CLKIN_2	I	These pins accept both differential and single-ended clock signals. Refer to
3	CLKIN_2b	I	Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_2 and CLKIN_2b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un-used".
4	VDD_XTAL	Ρ	Voltage supply for crystal oscillator. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL.
5	XA/CLKIN1	l or P	Si5332A/B/C/D:
6	ХВ	l or P	These pins are used for an optional XTAL input when operating the device in asynchronous mode (i.e. free-run mode). Refer to Section 5. Electrical Specifications for recommended crystal specifications.
			Si5332E/F/G/H (Embedded Crystal)
			No Connect. Do not connect pins 5 or 6 to anything.
7	CLKIN_3	I	These pins accept both differential and single-ended clock signals. Refer to Section 3.4.2 Input Clocks for input termination options. These pins are
8	CLKIN_3b	1	high-impedance and must be terminated externally. If both the CLKIN_3 and CLKIN_3b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un-used".
9	VDDA	Р	Core Supply Voltage. Connect to 1.8–3.3 V.
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Must be connected to same voltage as VDD_DIG and VDD_XTAL.
10	INPUT1	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
11	INPUT2	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
12	INPUT3	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
13	SCLK	I	Serial Clock Input
			This pin functions as the serial clock input for I ² C.
			SCLK is a digital input internally referenced to VDD_DIG. SCLK must have an external pull-up resistor (I ² C bus pull-up) to same voltage as VDD_DIG.

Pin Number	Pin Name	Pin Type	Function
14	SDA	I/O	Serial Data Interface
			This is the bidirectional data pin (SDA) for the I ² C mode.
			SDA is a digital open-drain bi-directional internally referenced to VDD_DIG. SDA must have an external pull-up resistor (I ² C bus pull-up) to same volt-age as VDD_DIG.
15	OUT0b	0	Output Clock
16	Ουτο	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
17	VDDO0	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT0
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
18	OUT1b	0	Output Clock
19	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
20	VDDO1	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT1 and OUT2
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations. Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
21	OUT2b	0	Output Clock
21	OUT26	0	_
	0012		These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
23	INPUT4	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
24	VDDO2	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT3, OUT4, and OUT5
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.

Pin Number	Pin Name	Pin Type	Function
25	OUT3b	0	Output Clock
26	OUT3	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
27	OUT4b	0	Output Clock
28	OUT4	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
29	OUT5b	0	Output Clock
30	OUT5	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
31	OUT6b	0	Output Clock
32	OUT6	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
33	OUT7b	0	Output Clock
34	OUT7	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
35	OUT8b	0	Output Clock
36	OUT8	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
37	VDDO3	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT6, OUT7, and OUT8
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations. Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
38	INPUT5	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.

Pin Number	Pin Name	Pin Type	Function
39	VDDO4	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT9
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
40	OUT9b	0	Output Clock
41	OUT9	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
42	INPUT6	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
43	INPUT7	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
44	VDDO5	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT10 and OUT11
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
45	OUT10b	0	Output Clock
46	OUT10	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
47	OUT11b	0	Output Clock
48	OUT11	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
49	GND PAD	Р	Ground Pad
			This pad provides electrical and thermal connection to ground and must be connected for proper operation.

6.2 Pin Descriptions (40-QFN)




Figure 6.2. 40-QFN

Table 6.2. Si5332 Pin Descriptions (40-QFN)


Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Ρ	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL.
2	CLKIN_2	Ι	These pins accept both differential and single-ended clock signals. Refer to
3	CLKIN_2b	Ι	Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_2 and CLKIN_2b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un-used".
4	VDD_XTAL	Ρ	Voltage supply for crystal oscillator. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL.
5	XA/CLKIN1	l or P	Si5332A/B/C/D:
6	ХВ	l or P	These pins are used for an optional XTAL input when operating the device in asynchronous mode (i.e. free-run mode). Refer to Section 5. Electrical Specifications for recommended crystal specifications.
			Si5332E/F/G/H (Embedded Crystal)
			No Connect. Do not connect pins 5 or 6 to anything.
7	CLKIN_3	Ι	These pins accept both differential and single-ended clock signals. Refer to
8	CLKIN_3b	I	Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_3 and CLKIN_3b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un-used".
9	VDDA	Р	Core Supply Voltage. Connect to 1.8–3.3 V.
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Must be connected to same voltage as VDD_DIG and VDD_XTAL.
10	INPUT1	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
11	SCLK	Ι	Serial Clock Input
			This pin functions as the serial clock input for I ² C.
			SCLK is a digital input internally referenced to VDD_DIG. SCLK must have an external pull-up resistor (I ² C bus pull-up) to same voltage as VDD_DIG.
12	SDA	I/O	Serial Data Interface
			This is the bidirectional data pin (SDA) for the I ² C mode.
			SDA is a digital open-drain bi-directional internally referenced to VDD_DIG. SDA must have an external pull-up resistor (I ² C bus pull-up) to same voltage as VDD_DIG.

Pin Number	Pin Name	Pin Type	Function
13	OUT0b	0	Output Clock
14	OUTO	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
15	VDDO0	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT0
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
16	OUT1b	0	Output Clock
17	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
18	VDDO1	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT1
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
19	INPUT2	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
20	INPUT3	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
21	OUT2b	0	Output Clock
22	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
23	OUT3b	0	Output Clock
24	OUT3	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
25	VDDO2	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT2 and OUT3
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.

Pin Number	Pin Name	Pin Type	Function
26	OUT4b	0	Output Clock
27	OUT4	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
28	VDDO3	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT4 and OUT5
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
29	OUT5b	0	Output Clock
30	OUT5	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
31	INPUT4	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
32	INPUT5	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
33	VDDO4	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT6
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recom- mendations. Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
34	OUT6b	0	Output Clock
35	OUT6	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
36	INPUT6	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
37	INPUT7	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
38	OUT7b	0	Output Clock
39	OUT7	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.

Pin Number	Pin Name	Pin Type	Function
40	VDDO5	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT7
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
41	GND PAD	Р	Ground Pad
			This pad provides electrical and thermal connection to ground and must be connected for proper operation.

6.3 Pin Descriptions (32-QFN)





Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Ρ	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL.
2	CLKIN_2	Ι	These pins accept both differential and single-ended clock signals. Refer to
3	CLKIN_2b	I	Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_2 and CLKIN_2b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un-used".
4	VDD_XTAL	Ρ	Voltage supply for crystal oscillator. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL."

Si5332 Data Sheet Pin Descriptions

Pin Number	Pin Name	Pin Type	Function
5	XA/CLKIN1	l or P	Si5332A/B/C/D
6	ХВ	l or P	These pins are used for an optional XTAL input when operating the device in asynchronous mode (i.e. free-run mode). Refer to Section 5. Electrical Specifications for recommended crystal specifications.
			Si5332E/F/G/H (Embedded Crystal)
			No Connect. Do not connect these pins 5 or 6 to anything.
7	VDDA	Р	Core Supply Voltage. Connect to 1.8–3.3 V.
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Must be connected to same voltage as VDD_DIG and VDD_XTAL.
8	INPUT1	Ι	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
9	SCLK	I	Serial Clock Input
			This pin functions as the serial clock input for I^2C .
			SCLK is a digital input internally referenced to VDD_DIG. SCLK must have an external pull-up resistor (I ² C bus pull-up) to same voltage as VDD_DIG.
10	SDA	I/O	Serial Data Interface
			This is the bidirectional data pin (SDA) for the I ² C mode.
			SDA is a digital open-drain bi-directional internally referenced to VDD_DIG. SDA must have an external pull-up resistor (I ² C bus pull-up) to same voltage as VDD_DIG.
11	OUT0b	0	Output Clock
12	OUTO	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
13	VDDO0	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT0
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
14	OUT1b	0	Output Clock
15	OUT1	0	These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
16	VDDO1	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT1
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.

Pin Number	Pin Name	Pin Type	Function
17	INPUT2	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
18	OUT2b	0	Output Clock
19	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
20	VDDO2	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT2
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations. Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output
			driver to minimize current consumption.
21	OUT3b	0	Output Clock
22	OUT3	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
23	VDDO3	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT3
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations. Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
24	INPUT3	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
25	VDDO4	Р	Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT4
			See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations.
			Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
26	OUT4b	0	Output Clock
27	OUT4	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
28	INPUT4	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.
29	INPUT5	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for.

Pin Number	Pin Name	Pin Type	Function
30	OUT5b	0	Output Clock
31	OUT5	0	These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected.
32	VDDO5	Ρ	 Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT5 See the <i>Si5332 Family Reference Manual</i> for power supply filtering recommendations. Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
33	GND PAD	Р	Ground Pad This pad provides electrical and thermal connection to ground and must be connected for proper operation.

7. Package Outline

7.1 Si5332 6x6 mm 48-QFN Package Diagram, External Crystal Versions (Si5332A/B/C/D)

The figure below illustrates the package details for the Si5332A/B/C/D in 48-QFN. The table below lists the values for the dimensions shown in the illustration.




Figure 7.1. 48-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.15	0.20	0.25
D		6.00 BSC	
D2	3.50	3.60	3.70
e	0.40 BSC		
E	6.00 BSC		
E2	3.50	3.60	3.70
L	0.30	0.40	0.50
ааа	_	_	0.10
bbb	_	_	0.10
ссс	_	_	0.10
ddd	—	—	0.10
eee			0.08

Table 7.1. Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.2 Si5332 6x6 mm 40-QFN Package Diagram, External Crystal Versions (Si5332A/B/C/D)

The figure below illustrates the package details for the Si5332A/B/C/D in 40-QFN. The table below lists the values for the dimensions shown in the illustration.




Figure 7.2. 40-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D		6.00 BSC	
D2	4.35	4.50	4.65
е	0.50 BSC		
E	6.00 BSC		
E2	4.35	4.50	4.65
L	0.30	0.40	0.50
ааа	—	—	0.15
bbb	_	—	0.15
ccc	-	—	0.08
ddd	-	—	0.10
eee			0.05

Table 7.2. Package Dimensions

Notes:


1. All dimensions shown are in millimeters (mm) unless otherwise noted.


2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 Si5332 5x5 mm 32-QFN Package Diagram, External Crystal Versions (Si5332A/B/C/D)

The figure below illustrates the package details for the Si5332A/B/C/D 32-QFN option. The table below lists the values for the dimensions shown in the illustration.







Dimension	MIN	NOM	МАХ
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3		0.20 REF	
b	0.18	0.25	0.30
D/E	4.90	5.00	5.10
D2/E2	3.40	3.50	3.60
e	0.50 BSC		
L	0.30	0.40	0.50
К	0.20		
R	0.09		0.14
ааа	0.15		
bbb	0.10		
ССС	0.10		

Dimension	MIN	NOM	MAX
ddd		0.05	
eee		0.08	
fff		0.10	

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.4 Si5332 6x6 mm 48-QFN Package Diagram, Embedded Crystal Versions (Si5332E/F/G/H)

The figure below illustrates the package details for the Si5332E/F/G/H in 48-QFN. The table below lists the values for the dimensions shown in the illustration.




Figure 7.4. 48-Pin Quad Flat No-Lead (QFN)

Table 7.4. Package Dimensions

Dimension	Min	Nom	Мах
A	0.90	1.0	1.1
A1	0.26 REF		
A2		0.70 REF	
b	0.18	0.23	0.28
D		6.00 BSC	·
D2	2.5 REF		
E	6.00 BSC		
E2	2.5 REF		
е	0.40 BSC		
L	0.30	0.35	0.40
L1	0.10 REF		
ааа	0.10		
bbb	0.10		
ССС	0.08		
ddd	0.10		
eee	0.08		

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.5 Si5332 6x6 mm 40-QFN Package Diagram, Embedded Crystal Versions (Si5332E/F/G/H)

The figure below illustrates the package details for the Si5332E/F/G/H in 40-QFN. The table below lists the values for the dimensions shown in the illustration.




Figure 7.5. 40-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах
A	0.90	1.0	1.1
A1		0.26 REF	
A2		0.70 REF	
b	0.18	0.23	0.28
D		6.00 BSC	
D2		2.5 REF	
E	6.00 BSC		
E2	2.5 REF		
e		0.50 BSC.	
L	0.30	0.35	0.40
L1	0.10 REF		
ааа	0.10		
bbb	0.10		
CCC	0.08		
ddd	0.10		
eee	0.08		

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.6 Si5332 5x5 mm 32-QFN Package Diagram, Embedded Crystal Versions (Si5332E/F/G/H)

The figure below illustrates the package details for the Si5332E/F/G/H 32-QFN option. The table below lists the values for the dimensions shown in the illustration.




Figure 7.6. 32-Pin Quad Flat No-Lead (QFN)

Table 7.6. Package Dimensions

Dimension	Min	Nom	Мах
A	0.90	1.0	1.1
A1		0.26 REF	
A2		0.70 REF	
b	0.2	0.25	0.30
D		5.00 BSC	
D2	2.1 REF		
E	5.00 BSC		
E2	2.1 REF		
e	0.50 BSC		
L	0.32	0.37	0.42
L1	0.10 REF		
ааа	0.10		
bbb	0.10		
ССС	0.08		
ddd	0.10		
eee	0.08		

Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8. PCB Land Pattern

8.1 Si5332A/B/C/D 48-QFN Land Pattern





Figure 8.1. 48-QFN Land Pattern

Dimension	mm
C1	5.90
C2	5.90
e	0.40 BSC
X1	0.20
Y1	0.85
X2	3.60
Y2	3.60

Dimension	mm
Notes: General	
1. All dimensions shown are in millimeters (mm) unless otherwise	noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines Solder Mask Design	
 All metal pads are to be non-solder mask defined (NSMD). Cle minimum, all the way around the pad. 	arance between the solder mask and the metal pad is to be 60 μm
Stencil Design	
1. A stainless steel, laser-cut and electro-polished stencil with trap	pezoidal walls should be used to assure good solder paste release
2. The stencil thickness should be 0.125 mm (5 mils).	
3. The ratio of stencil aperture to land pad size can be 1:1 for all p	perimeter pads.
4. A 3×3 array of 0.85 mm square openings on a 1.00 mm pitch c Card Assembly	an be used for the center ground pad.
1. A No-Clean, Type-3 solder paste is recommended.	
2. The recommended card reflow profile is per the JEDEC/IPC J-3	STD-020 specification for Small Body Components.

8.2 Si5332A/B/C/D 40-QFN Land Pattern







Dimension	mm
C1	5.90
C2	5.90
e	0.50 BSC
X1	0.30
Y1	0.85
X2	4.65
Y2	4.65

Dimension	mm
Notes: General	
1. All dimensions shown are in millimeters (mm) unless otherwise	noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines Solder Mask Design	
 All metal pads are to be non-solder mask defined (NSMD). Cle minimum, all the way around the pad. 	arance between the solder mask and the metal pad is to be 60 μn
Stencil Design	
1. A stainless steel, laser-cut and electro-polished stencil with trap	pezoidal walls should be used to assure good solder paste release
2. The stencil thickness should be 0.125 mm (5 mils).	
3. The ratio of stencil aperture to land pad size can be 1:1 for all p	perimeter pads.
4. A 3×3 array of 0.85 mm square openings on a 1.00 mm pitch c Card Assembly	an be used for the center ground pad.
1. A No-Clean, Type-3 solder paste is recommended.	
2. The recommended card reflow profile is per the JEDEC/IPC J-3	STD-020 specification for Small Body Components

8.3 Si5332A/B/C/D 32-QFN Land Pattern

The figure below illustrates the PCB land pattern details for Si5332 in 32-GFN package. The table below lists the values for the dimensions shown in the illustration.






Table 8.3. PCB Land Pattern Dimer	nsions
-----------------------------------	--------

Dimension	mm
C1	4.90
C2	4.90
e	0.50 BSC
X1	0.30
Y1	0.85
X2	3.60
Y2	3.60

Dimension	mm
Notes: General	
1. All dimensions shown are in millimeters (mm) unless otherwise	e noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines Solder Mask Design	
 All metal pads are to be non-solder mask defined (NSMD). Cle minimum, all the way around the pad. Stencil Design 	arance between the solder mask and the metal pad is to be 60 μm
•	pezoidal walls should be used to assure good solder paste release
2. The stencil thickness should be 0.125 mm (5 mils).	pezoluar wans should be used to assure good solder paste release
3. The ratio of stencil aperture to land pad size can be 1:1 for all	perimeter pads.
4. A 3×3 array of 0.85 mm square openings on a 1.00 mm pitch c Card Assembly	an be used for the center ground pad.
1. A No-Clean, Type-3 solder paste is recommended.	
2. The recommended card reflow profile is per the JEDEC/IPC J-	STD-020 specification for Small Body Components.

8.4 Si5332E/F/G/H 48-LGA Land Pattern







Table 8.4.	PCB Land Pattern	Dimensions
------------	------------------	------------

Dimension	mm
C1	5.52
C2	5.52
e	0.40 BSC
X1	0.20
Y1	0.50
X2	2.60
Y2	2.60

Dimension	mm
Notes: General	
1. All dimensions shown are in millimeters (mm) unless otherwise	noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines Solder Mask Design	
minimum, all the way around the pad.	arance between the solder mask and the metal pad is to be 60 μm
Stencil Design	
1. A stainless steel, laser-cut and electro-polished stencil with tra	pezoidal walls should be used to assure good solder paste release
2. The stencil thickness should be 0.125 mm (5 mils).	
3. The ratio of stencil aperture to land pad size can be 1:1 for all p	perimeter pads.
4. A 3×3 array of 0.85 mm square openings on a 1.00 mm pitch c Card Assembly	an be used for the center ground pad.
1. A No-Clean, Type-3 solder paste is recommended.	
2. The recommended card reflow profile is per the JEDEC/IPC J-	STD-020 specification for Small Body Components.

8.5 Si5332E/F/G/H 40-LGA Land Pattern







Dimension	mm
C1	5.52
C2	5.52
e	0.50 BSC
X1	0.30
Y1	0.50
X2	2.60
Y2	2.60

Dimension	mm
Notes: General	
1. All dimensions shown are in millimeters (mm) unless otherwise	noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines Solder Mask Design	
minimum, all the way around the pad.	arance between the solder mask and the metal pad is to be 60 μm
Stencil Design	
1. A stainless steel, laser-cut and electro-polished stencil with tra	pezoidal walls should be used to assure good solder paste release
2. The stencil thickness should be 0.125 mm (5 mils).	
3. The ratio of stencil aperture to land pad size can be 1:1 for all p	perimeter pads.
4. A 3×3 array of 0.85 mm square openings on a 1.00 mm pitch c Card Assembly	an be used for the center ground pad.
1. A No-Clean, Type-3 solder paste is recommended.	
2. The recommended card reflow profile is per the JEDEC/IPC J-	STD-020 specification for Small Body Components.

8.6 Si5332E/F/G/H 32-LGA Land Pattern

The figure below illustrates the PCB land pattern details for Si5332 in 32-LGA package. The table below lists the values for the dimensions shown in the illustration.




Figure 8.6. 32-LGA Land Pattern

Dimension	mm
C1	4.50
C2	4.50
e	0.50 BSC
X1	0.30
Y1	0.45
X2	2.20
Y2	2.20

Dimension	mm
Notes: General	
1. All dimensions shown are in millimeters (mm) unless otherwise	noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines Solder Mask Design	
 All metal pads are to be non-solder mask defined (NSMD). Cle minimum, all the way around the pad. 	arance between the solder mask and the metal pad is to be 60 μm
Stencil Design	
1. A stainless steel, laser-cut and electro-polished stencil with trap	pezoidal walls should be used to assure good solder paste release
2. The stencil thickness should be 0.125 mm (5 mils).	
3. The ratio of stencil aperture to land pad size can be 1:1 for all p	perimeter pads.
4. A 3×3 array of 0.85 mm square openings on a 1.00 mm pitch c Card Assembly	an be used for the center ground pad.
1. A No-Clean, Type-3 solder paste is recommended.	
2. The recommended card reflow profile is per the JEDEC/IPC J-3	STD-020 specification for Small Body Components.

9. Top Marking

Custom, Factory Pre-Programmed Configurations	
S i 5 3 3 2 g	
RxxxxTTTTT	
Y Y WW	

Figure 9.1. Si5332 Top Marking

Table 9.1. Top Marking Explanation

Line	Characters	Description	
1	Si5332g	Base part number and device grade g = Device Grade (A, B, C, D, E, F, G, H)	
2	R-GMp	 R = Product revision (see Ordering Guide for current revision) - = Dash character GM = Package (QFN) and temperature range (-40 to +85C) p = Package Size 1 = 6-output, 32-pin QFN 2 = 8-output, 40-pin QFN 3 = 12-output, 48-pin QFN 	
	Rxxxxx	 R = Product revision (see ordering guide for current revision) xxxxx = Customer specific NVM sequence number. NVM code assigned for custom, factory pre-programmed devices using ClockBuilder Pro. See Ordering Guide for more information. 	
3	ТТТТТТ	Manufacturing trace code.	
4	YYWW	Year (YY) and work week (WW) of package assembly	

10. Document Change List

Revision 1.1

August 2018

- · Updated RMS phase jitter specifications in clock generator and buffer modes
- · Added PCIe additive phase jitter specifications in buffer mode
- · Separated LVDS Tr/Tf, common mode, and swing specifications into slow and fast mode
- · Updated HCSL Tr/Tf max specification from 400 ps to 420 ps
- · Increased max output frequency range to 333.33 MHz
- · Added package thermal characteristics table for E/F/G/H embedded crystal grade devices

Revision 1.0

February 2018


- Updated Si5332 5x5 mm 32-QFN package diagram for external crystal versions
- Updated Si5332 32-QFN land pattern
- Updated jitter specifications for embedded crystal reference (Table 5.7 Differential Clock Output Specifications on page 26)

Revision 0.7

September 2017

· Initial release.

SI5332BC08975-GM2 Skyworks Solutions Inc. IC CLOCK GENERATOR QFN



Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

	<section-header></section-header>		
Marginary Marginary Marginary	Market	Marchine Marchine Image: Control of the sector of the sec	





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.