


CD4021BEE4 Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number CD4021BEE4-DG

Manufacturer Texas Instruments

Manufacturer Product Number CD4021BEE4

Description CMOS 8-STAGE STATIC SHIFT REGIST

Detailed Description Shift Shift Register 1 Element 8 Bit 16-PDIP



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



8542.39.0001

Purchase and inquiry

| Manufacturer Product Number: | Manufacturer: |
|------------------------------|-----------------------------|
| CD4021BEE4 | Texas Instruments |
| Series: | Product Status: |
| 4000B | Active |
| Logic Type: | Output Type: |
| Shift Register | Push-Pull |
| Number of Elements: | Number of Bits per Element: |
| 1 | 8 |
| Function: | Voltage - Supply: |
| Serial to Parallel, Serial | 3V ~ 18V |
| Operating Temperature: | Mounting Type: |
| -55°C ~ 125°C (TA) | Through Hole |
| Package / Case: | Supplier Device Package: |
| 16-DIP (0.300", 7.62mm) | 16-PDIP |

Environmental & Export classification

| RoHS Status: | Moisture Sensitivity Level (MSL): |
|------------------|-----------------------------------|
| ROHS3 Compliant | Not Applicable |
| REACH Status: | ECCN: |
| REACH Unaffected | EAR99 |
| HTSUS: | |



Data sheet acquired from Harris Semiconductor SCHS024C – Revised October 2003

CMOS 8-Stage Static Shift Registers

High-Voltage Types (20-Volt Rating) **CD4014B**:


Synchronous Parallel or Serial Input/Serial Output

CD4021B:

Asynchronous Parallel Input or Synchronous Serial Input/Serial Output

■ CD4014B and CD4021B series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014B. In the CD4021B serial entry is synchronous with the clock but parallel entry is asynchronous. In both types, entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CON-TROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the PARALLEL/SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021B, the CLOCK input of the internal stage is "forced" when asynchronous parallel entry is made. Register expansion using multiple packages is permitted.

The CD4014B and CD4021b series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).




TERMINAL DIAGRAM CD4014B, CD4021B

CD4014B, CD4021B Types

Features:

- Medium-speed operation . . . 12 MHz (typ.) clock rate at VDD-VSS = 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 2.5 V at V_{DD} = 15 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"




Applications:

- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register

RECOMMENDED OPERATING CONDITIONS AT $T_A = 25^{\circ}C$, Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

| CHARACTERISTIC | V _{DD} | LIF | LIMITS | | | |
|---|-----------------|------|--------|----------|--|--|
| | (V) | Min. | Max. | UNITS | | |
| Supply-Voltage Range (T _A = Full Package-Temperature Range) | _ | 3 | 18 | V | | |
| | 5 | 180 | | | | |
| Clock Pulse Width, tW | 10 | 80 | | ns | | |
| | 15 | 50 | | | | |
| | 5 | _ | 3 | | | |
| Clock Frequency, f _{CL} | 10 | - | 6 | MHz | | |
| | 15 | _ | 8.5 | <u> </u> | | |
| Clock Rise and Fall Time. | 5 | - | 15 | | | |
| t _r CL, t _f CL | 10 | _ | 15 | μs | | |
| | 15 | ~ | 15 | | | |
| Set-up Time, t _s : | | | | | | |
| Serial Input | 5 | 120 | - | | | |
| (ref. to CL) | 10 | 80 | _ | ns | | |
| | 15 | 60 | _ | | | |
| Parallel Inputs | 5 | 80 | _ | | | |
| CD4014B | 10 | 50 | - | ns | | |
| (ref. to CL) | 15 | 40 | | | | |
| Parallel Inputs | 5 | 50 | _ | | | |
| CD4021B | 10 | 30 | - | ns | | |
| (ref. to P/S) | 15 | 20 | _ | , | | |
| Parallel/Serial Control | 5 | 180 | _ | | | |
| CD4014B | 10 | 80 | _ | ns | | |
| (ref. to CL) | 15 | 60 | - | 1 . | | |
| Parallel /Social Bules Width | 5 | 160 | _`` | | | |
| Parallel/Serial Pulse Width, | 10 | 80 | _ | ns | | |
| t _W (CD4021B) | 15 | 50 | _ | | | |
| Parallal/Social Removal Time | 5 | 280 | _ | | | |
| Parallel/Serial Removal Time, | 10 | 140 | _ | ns | | |
| t _{REM} (CD4021B) | 15 | 100 | _ | | | |

CD4014B, CD4021B Types



TRUTH TABLE — CD4014B

| CL | SER | PAR SER | PI-1 | PI-1 | Q1 | UINTER | Qn |
| X | 1 | 0 | 0 | 0 | 0 |
| X | 1 | 1 | 0 | 1 | 0 |
| X | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | X | X | 0 | Qn |
| 1 | 0 | X | X | 1 | Qn |
| 1 | 0 | X | X | 1 | Qn |
| X | DON'T CARE CASE | NC * NO CHANGE

Fig. 1 - Logic diagram for CD4014B.




Fig. 2 - Logic diagram for CD40218.

TRUTH TABLE - CD4021B

| CL | Serial Input | Parallel/ Serial Control | PI-1 | Pl∙n | Q ₁ (Internal) | an |
|----|-----------------|--------------------------------|--------|--------|------------------------------|-------------------|
| x | × | 1 | 0 | 0 | 0 | 0 |
| х | х | 1 | 0 | 1 | 0 | 1 |
| х | х | 1 | 1 | 0 | 1 | 0 |
| х | х | 1 | 1 | 1 | 1 | 1 |
| /_ | 0 | 0 | х | х | 0 | Q _n ·1 |
| | 1 | 0 | х | x | 1 | Q _n ·1 |
| _ | х | 0 | х | х | Ω1 | an |
| | | | X = DO | N'T CA | RE CASE | |

CD4014B, CD4021B Types.

| MAXIMUM RATINGS, Absolute-Maximum Values: | |
|--|--|
| DC SUPPLY-VOLTAGE RANGE, (VDD) | and the second s |
| Voltages referenced to VSS Terminal) | 0.5V to +20V |
| INPUT VOLTAGE RANGE, ALL INPUTS | 0.5V to V _{DD} +0.5V |
| DC INPUT CURRENT, ANY ONE INPUT | ±10mA |
| POWER DISSIPATION PER PACKAGE (PD): | |
| For T _A = -55°C to +100°C | 500mW- |
| For T _A = +100°C to +125°C | Derate Linearity at 12mW/OC to 200mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR | |
| FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package | Types)100mW |
| OPERATING-TEMPERATURE RANGE (TA) | 55°C to +125°C |
| STORAGE TEMPERATURE RANGE (Talg) | 65°C to +150°C |
| LEAD TEMPERATURE (DURING SOLDERING): | |
| At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s ma | ax +265°C |

| | AMBIENT TEMPERATU | RF (Tale 26°C | COLUMN TO STATE OF THE STATE OF |
|---|---|---|--|
| | | | шин н |
| | | | |
| - | | | |
| 46- | | | 7111711111 |
| | | | |
| | | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |
| • | | | ******* |
| ~ | | | 18181114 |
| OUTPUT LOW (SIMK) CUMRENT (ION 20 %) 20 % % % % % % % % % % % % % % % % % % | | | |
| | O O O O O O O | | |
| _ | TITTETT GALE- | TO-SOURCE VOLTAGE (Vas)=15 V | / |
| - 1 | 11111111111 | | |
| _ | ************************************* | | |
| | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | |
| 년 25 | | | |
| E . | | ⋟⋜⋜▐▝▝ ▝▝▞▋▍ ▍ ▍▍ | ***** |
| | | 71111111111111 | 4444444 |
| ? | 1111111111111111 | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | 441444 44 |
| | 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 | | ***** |
| 20 | | | |
| • | | | |
| Ŀ | ┥╏┇┋┋┋┋┋┋┋┋┋┋ | +++=++++++++++ | +++++++ |
| Ŧ . | | | +++ |
| 73 | ++ | | 11111111 |
| - 15 | ++-++++++++++++++++++++++++++++++++++ | ·PU V | |
| | | | 11111111111 |
| ς . | +++++ | | |
| ٠. | | | |
| | | | |
| - 10 | | | |
| | | <u> </u> | |
| · | 1100 | | |
| | | | |
| 5 | THE STREET | | |
| 5 5 | MALLIN SVIIII | | |
| , , | 77210000 | | |
| | ' | 000 40 44 + 4 a a a o o p 4 o o o o o o o o o o o o o o o o | |
| | 10.70000000000000 | *************************************** | |
| 1 | | | |
| | | *** | |
| - 0 | 5 | 10 15 | |
| - | | DURCE VOLTAGE (VDS) V | |
| | DKWIM-10-20 | DOMCE ACTIVOE (ADZ) - A | |
| | | | 9205-24318 |
| | | | |

Fig. 3 — Typical output low (sink) current characteristics.




Fig. 4 - Minimum output low (sink) current

characteristics.




Fig. 5 - Typical output high (source) current characteristics.




Fig. 6 - Minimum output high (source) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

| CHARAC- TERISTIC | CON | IDITIO | NS | LI | LIMITS AT INDICATED TEMPERATURES (°C) | | | | | | | |
|---------------------------------------|----------|--------|-----------------|-------|---------------------------------------|-------|-------|-------|-------------------|------|----|--|
| | Vo | VIN | v _{DD} | | | | | | +25 | | s | |
| | (V) | (V) | (V) | -55 | -40 | +85 | +125 | Min. | Тур. | Max. | | |
| Quiescent | | 0,5 | 5 | 5 | 5 | 150 | 150 | | 0.04 | 5 | | |
| Device | _ | 0,10 | 10 | 10 | 10 | 300 | 300 | _ | 0.04 | 10 | μA | |
| Current, | _ | 0,15 | 15 | 20 | 20 | 600 | 600 | _ | 0.04 | 20 | ľ | |
| -DU max. | | 0,20 | 20 | 100 | 100 | 3000 | 3000 | _ | 0.08 | 100 | | |
| Output Low | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | _ | | |
| (Sink) Current | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | - | 1 | |
| IOL Min. | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | _ | | |
| Output High | 4.6 | 0,5 | 5 | -0.64 | -0.61 | -0,42 | 0.36 | -0.51 | -1 | | mΑ | |
| (Source) | 2.5 | 0,5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | _ | | |
| Current, IOH Min. | 9.5 | 0,10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | _ | , | |
| IOH IVIIII | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | _ | | |
| Output Voltage: | | 0,5 | 5 | | 0 | .05 | _ | 0 | 0.05 | | | |
| Low-Level, | tuni. | 0,10 | 10 | | 0 | .05 | | _ | 0 | 0.05 | | |
| VOL Max. | | 0,15 | 15 | | 0 | .05 | | - | 0 | 0.05 | V | |
| Output | _ | 0,5 | 5 | · | 4. | 95 | | 4.95 | -5 | _ | | |
| Voltage: High-Level, | _ | 0,10 | 10 | | 9 | .95 | | 9.95 | 10 | _ | | |
| V _{OH} Min. | _ | 0,15 | 15 | | 14 | .95 | | 14.95 | 15 | _ | | |
| Input Low | 0.5,4.5 | _ | 5 | | | 1.5 | | _ | _ | 1.5 | | |
| Voltage | 1,9 | | 10 | | | 3 | | _ | _ | 3 | 1 | |
| V _{IL} Max. | 1.5,13.5 | | 15 | | | 4 | | _ | _ | 4 | V | |
| Input High | 0.5,4.5 | - | 5 | | 3 | 3.5 | | 3.5 | _ | _ | | |
| Voltage, | 1,9 | _ | 10 | | | 7 | | 7 | | _ | | |
| V _{IH} Min. | 1.5,13.5 | _ | 15 | | | 11 | | 11 | _ | _ | | |
| Input Current I _{IN} Max. | _ | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | - | ±10 ⁻⁵ | ±0.1 | μΑ | |

CD4014B, CD4021B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A=25°C, Input $\rm t_r, t_f$ =20 ns, C_=50 pF, R_1=200 K Ω

| | | TEST DITIONS | | LIMIT | s | |
|---|----------|-----------------|------|-------|------|-------|
| CHARACTERISTIC | | V _{DD} | Min. | Тур. | Max. | UNITS |
| Propagation Delay Time, | | - 5 | _ | 160 | 320 | |
| tPLH, tPHL | | 10 | - | 80 | 160 | ns |
| PLN, PHL | | 15 | | 60 | 120 | |
| Transition Time, | | 5 | I - | 100 | 200 | |
| tTHL, tTLH | 1 | 10 | ĺ – | 50 | 100 | ns |
| THEATER | <u> </u> | 15 | | 40 | 80 | |
| Maximum Clock Input | | 5 | 3 | 6 | _ | |
| Frequency, f _{CL} | 1 | 10 | 6 | 12 | - | MHz |
| | | 15 | 8.5 | 17 | - | |
| Minimum Clock Pulse | | . 5 | _ | 90 | 180 | |
| Width, tw | | 10 | - | 40 | 80 | ns |
| | | 15 | _ | 25 | 50 | |
| Clock Rise and Fall Time, | | 5 | _ | _ | 15 | |
| t _r CL, t _f CL* | | 10 | - | _ | 15 | μs |
| | | 15 | _ | _ | 15 | |
| Minimum Set-up Time, t _s : | | 5 | | 60 | 120 | |
| Serial Input | | 10 | - | 40 | 80 | ns |
| (ref. to CL) | | 15 | - | 30 | 60 | |
| Parallel Inputs | | 5 | | 40 | 80 | |
| CD4014B | | 10 | _ | 25 | 50 | ns |
| (ref. to CL) | | 15 | , | 20 | 40 | |
| Parallel Inputs | | 5 | _ | 25 | 50 | |
| CD4021B | | 10 | _ | 15 | 30 | ns |
| (ref. to P/S) | | 15 | | 10 | 20 | |
| Parallel/Serial Control | | 5 | _ | 90 | 180 | |
| CD4014B | | 10 | | 40 | 80 | ns |
| (ref. to CL) | | 15 | _ | 30 | 60 | |
| Minimum Hold Time, tH: | | 5 | _ | - | 0 | |
| Serial In, Parallel In, | | 10 | _ | - 1 | 0 - | ns |
| Parallel/Serial Control | | 15 | _ | | 0 | |
| Minimum P/S Pulse Width, | | 5 | _ | 80 | 160 | |
| tWH | | 10 | - | 40 | 80 | ns |
| (CD4021B) | ĺ | 15 | - | 25 | 50 | |
| Minimum P/S Removal Time, | | 5 | | 140 | 280 | |
| tREM | | 10 | _ | 70 | 140 | ns |
| CD4021B (ref. to CL) | | 15 | - 1 | 50 | 100 | |
| Average Input Capacitance, C _I | Any | Input | _ | 5 | 7.5 | ρF |

^{*} If more than one unit is cascaded t_rCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 7 — Typical transition time as a function of load capacitance.




Fig. 8 — Typical propagation delay time as a function of load capacitance.




Fig. 9 — Typical dynamic power dissipation as a function of clock input frequency.




Fig. 10 - Dynamic power dissipation test circuit.

CD4014B, CD4021B Types




Fig. 11 — Quiescent device current test circuit.




Fig. 12 - Input voltage test circuit.





Fig. 13 - Input current test circuit.



Dimensions in perentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



www.ti.com 12-Jan-2010

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| CD4014BE | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| CD4014BEE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| CD4014BF3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| CD4014BM | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BM96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BM96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BM96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BMG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BMT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BMTE4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BMTG4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BPWE4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BPWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BPWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BPWRE4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4014BPWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BE | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| CD4021BEE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| CD4021BF | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| CD4021BF3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| CD4021BF3AS2283 | OBSOLETE | CDIP | J | 16 | | TBD | Call TI | Call TI |
| CD4021BM | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BM96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BM96E4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BM96G4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & | CU NIPDAU | Level-1-260C-UNLIM |



www.ti.com 12-Jan-2010

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Packag Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|------------|-----------------|--------------------|------|---------------|---------------------------|------------------|------------------------------|
| | | | | | | no Sb/Br) | | |
| CD4021BME4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BMG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BMT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BMTE4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BMTG4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BNSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BNSRE4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BNSRG4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BPWE4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BPWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BPWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BPWRE4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4021BPWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| JM38510/05754BEA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com 12-Jan-2010

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 29-Jul-2009


TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| all dimensions are nominal | | | | | | | | | | | | |
|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| CD4014BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4014BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 7.0 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4021BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4021BNSR | SO | NS | 16 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| CD4021BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 7.0 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



www.ti.com 29-Jul-2009



*All dimensions are nominal


| 7 til diffictiolorio are florilifia | | | | | | | |
|-------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| CD4014BM96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD4014BPWR | TSSOP | PW | 16 | 2000 | 346.0 | 346.0 | 29.0 |
| CD4021BM96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| CD4021BNSR | SO | NS | 16 | 2000 | 346.0 | 346.0 | 33.0 |
| CD4021BPWR | TSSOP | PW | 16 | 2000 | 346.0 | 346.0 | 29.0 |

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

J (R-GDIP-T**)

CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



LAND PATTERN

D(R-PDSO-G16)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




MECHANICAL DATA

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



www.ti.com 30-Jul-2024

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| CD4014BE | ACTIVE | PDIP | N | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD4014BE | Samples |
| CD4014BF3A | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | CD4014BF3A | Samples |
| CD4014BM | OBSOLETE | SOIC | D | 16 | | TBD | Call TI | Call TI | -55 to 125 | CD4014BM | |
| CD4014BM96 | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4014BM | Samples |
| CD4014BMT | OBSOLETE | SOIC | D | 16 | | TBD | Call TI | Call TI | -55 to 125 | CD4014BM | |
| CD4014BPW | OBSOLETE | TSSOP | PW | 16 | | TBD | Call TI | Call TI | -55 to 125 | CM014B | |
| CD4014BPWR | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM014B | Samples |
| CD4021BE | ACTIVE | PDIP | N | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD4021BE | Samples |
| CD4021BEE4 | ACTIVE | PDIP | N | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD4021BE | Samples |
| CD4021BF | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | CD4021BF | Samples |
| CD4021BF3A | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | CD4021BF3A | Samples |
| CD4021BM | OBSOLETE | SOIC | D | 16 | | TBD | Call TI | Call TI | -55 to 125 | CD4021BM | |
| CD4021BM96 | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4021BM | Samples |
| CD4021BM96E4 | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4021BM | Samples |
| CD4021BPWR | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM021B | Samples |
| JM38510/05754BEA | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 05754BEA | Samples |
| M38510/05754BEA | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 05754BEA | Samples |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

CD4021BEE4 Texas Instruments CMOS 8-STAGE STATIC SHIFT REGIST

PACKAGE OPTION ADDENDUM



www.ti.com 30-Jul-2024

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4014B, CD4014B-MIL, CD4021B, CD4021B-MIL:

Catalog: CD4014B, CD4021B

Automotive : CD4021B-Q1, CD4021B-Q1

Military: CD4014B-MIL, CD4021B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 30-Jul-2024


• Military - QML certified for Military and Defense Applications



www.ti.com 18-Dec-2024

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD4014BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4014BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| CD4021BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4021BPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



www.ti.com 18-Dec-2024



*All dimensions are nominal

| | 7 till dillitorioriorio di o riorimilar | | | | | | | |
|---|---|--------------|-----------------|------|------|-------------|------------|-------------|
| | Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| | CD4014BM96 | SOIC | D | 16 | 2500 | 353.0 | 353.0 | 32.0 |
| ı | CD4014BPWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| | CD4021BM96 | SOIC | D | 16 | 2500 | 353.0 | 353.0 | 32.0 |
| | CD4021BPWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |



www.ti.com 18-Dec-2024

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD4014BE | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4021BE | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4021BEE4 | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

J (R-GDIP-T**)

CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

MECHANICAL DATA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated



OUR CERTIFICATE

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com