


# CD4030BEE4 Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number CD4030BEE4-DG

Manufacturer Texas Instruments

Manufacturer Product Number CD4030BEE4

Description IC GATE XOR 4CH 2-INP 14DIP

Detailed Description XOR (Exclusive OR) IC 4 Channel 14-PDIP



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



### **Purchase and inquiry**

Manufacturer Product Number:	Manufacturer:
CD4030BEE4	Texas Instruments
Series:	Product Status:
4000B	Active
Logic Type:	Number of Circuits:
XOR (Exclusive OR)	4
Number of Inputs:	Features:
2	
Voltage - Supply:	Current - Quiescent (Max):
3V ~ 18V	5 μΑ
Current - Output High, Low:	Input Logic Level - Low:
6.8mA, 6.8mA	1.5V ~ 4V
Input Logic Level - High:	Max Propagation Delay @ V, Max CL:
3.5V ~ 11V	100ns @ 15V, 50pF
Operating Temperature:	Mounting Type:
-55°C ~ 125°C	Through Hole
Supplier Device Package:	Package / Case:
14-PDIP	14-DIP (0.300", 7.62mm)

### **Environmental & Export classification**

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	Not Applicable
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	
8542.39.0001	



Data sheet acquired from Harris Semiconductor SCHS035C – Revised September 2003

# CMOS Quad Exclusive-OR Gate

High-Voltage Types (20-Volt Rating)

■ CD4030B types consist of four independent Exclusive-OR gates. The CD4030B provides the system designer with a means for direct implementation of the Exclusive-OR function.


The CD4030B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

# CD4030B Types

#### Features:

- Medium-speed operation—tpHL, tpLH = 65 ns (typ.) at VDD = 10 V, CL = 50 pF
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):

 Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"



#### Applications:

- Even and odd-parity generators and checkers
- Logical comparators
- Adders/subtractors
- General logic functions

## MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

 Voltages referenced to VSS Terminal)
 -0.5V to +20V

 INPUT VOLTAGE RANGE, ALL INPUTS
 -0.5V to VDD +0.5V

 DC INPUT CURRENT, ANY ONE INPUT
 ±10mA


 POWER DISSIPATION PER PACKAGE (PD):
 -0.5V to VDD +0.5V

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR  $T_A$  = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW OPERATING-TEMPERATURE RANGE ( $T_A$ ) -55°C to +125°C STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) -65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16  $\pm$  1/32 inch (1.59  $\pm$  0.79mm) from case for 10s max ........................+265°C


## TERMINAL DIAGRAM Top View



#### **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIM	ITS	
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T <sub>A</sub> = Full Package: Temperature Range)	3.	18	, v



### CD4030B Types

#### STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CONI	OITIO	NS	LIM	LIMITS AT INDICATED TEMPERATURES (°C)						
TERISTIC	v <sub>o</sub>	VIN	$v_{DD}$						+25	,	T
	(V)	(V)	(V)	<b>–55</b>	<del>-40</del>	+85	+125	Min.	Тур.	Max.	S
Quiescent		0,5	5	0.25	0.25	7.5	7.5		0.01	0.25	
Device	_	0,10	10	0.5	0.5	15	15	-	0.01	0.5	$\mu$
Current, I <sub>DD</sub>		0,15	15	1	1	30	30	-	0.01	1	
Max.	-	0,20	20	5	5	150	150	_	0.02	5	
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	0.42	-0.36	-0.51	-1	-	m
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	ŀ
	9.5	0,10	10	-1.6	1.5	-1.1	-0.9	-1.3	-2.6		1
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		1
Output Voltage:	_	0,5	5		0	.05	_	0	0.05	Γ	
Low-Level,		0,10	10		0	.05	_		0.05	]	
VOL Max.	-	0,15	15		0	.05		-	0	0.05	],
Output Voltage:	_	0,5	5		4	.95		4.95	5		1
High-Level,	_	0,10	10		9	.95		9.95	10	_	1
V <sub>OH</sub> Min.	_	0,15	15		14	.95		14.95	15	-	1
Input Low	0.5,4.5	ı	5		1	.5		_	_	1.5	
Voltage,	1,9	-	10			3		-	-	3	
V <sub>IL</sub> Max.	1.5,13.5	-	15			4		-	_	4	١,
Input High	0.5,4.5	_	5			3.5		3.5	_	_	]
Voltage,	1,9	_	10			7	J	. 7		-	
V <sub>1H</sub> Min.	1.5,13.5	_	15			11		11	_		
Input Current IN Max.	_	0,18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	4

# DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C; Input t $_r$ , t $_f$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 K $\Omega$

	CONDITIONS		UNITS				
CHARACTERISTIC		V <sub>DD</sub>		LIM			
		(V)	Тур.	Max.			
Propagation Delay Time,		5	140 280				
	tPLH, tPHL	10	65	130	ns		
		15	50	100	- 1		
		5	100	200			
Transition Time,	<sup>t</sup> THL <sup>, t</sup> TLH	10	50	100	ns		
		15	40	80			
Input Capacitance,	CIN	Any Input	5	7.5	ρF		




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 – Minimum output low (sink) current characteristics.




Fig. 4 — Typical output high (source) current characteristics.




Fig. 5 – Minimum output high (source) current characteristics.

#### CD4030B Types




Fig. 6 — Typical transition time as a function of load capacitance.




Fig. 10 - Quiescent-device current test circuit.




Fig. 11 - Input-voltage test circuit.




Fig. 7 — Typical propagation delay time as a function of load capacitance.




Fig. 12 - Input-current test circuit.




Fig. 13 – Dynamic power dissipation test circuit.





Fig. 8 — Typical propagation delay time as a function of supply voltage.



Dimensions and pad layout for CD4030BH.




Fig. 9 — Typical dynamic power dissipation as a function of input frequency.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).



#### **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Dec-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4030BE	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4030BE	Samples
CD4030BEE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4030BE	Samples
CD4030BF	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4030BF	Samples
CD4030BF3A	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4030BF3A	Samples
CD4030BM	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	CD4030BM	
CD4030BM96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4030BM	Samples
CD4030BM96G4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4030BM	Samples
CD4030BNSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4030B	Samples
CD4030BNSRG4	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4030B	Samples
CD4030BPW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-55 to 125	CM030B	
CD4030BPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM030B	Samples
JM38510/05353BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 05353BCA	Samples
M38510/05353BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 05353BCA	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

#### CD4030BEE4 Texas Instruments IC GATE XOR 4CH 2-INP 14DIP

#### PACKAGE OPTION ADDENDUM



www.ti.com 17-Dec-2024

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4030B, CD4030B-MIL:

Catalog: CD4030B

Military: CD4030B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



### **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4030BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4030BM96G4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4030BNSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4030BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



### **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024



#### \*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4030BM96	SOIC	D	14	2500	356.0	356.0	35.0
CD4030BM96G4	SOIC	D	14	2500	356.0	356.0	35.0
CD4030BNSR	SOP	NS	14	2000	356.0	356.0	35.0
CD4030BPWR	TSSOP	PW	14	2000	356.0	356.0	35.0



### **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

#### **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4030BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4030BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4030BEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4030BEE4	N	PDIP	14	25	506	13.97	11230	4.32

### **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

**D0014A** 

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




#### **MECHANICAL DATA**

#### NS (R-PDSO-G\*\*)

### 14-PINS SHOWN


#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


4040083-5/G



### **PACKAGE OUTLINE**

### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



#### NOTES:


J0014A

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE




#### **MECHANICAL DATA**

### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.




### PW0014A



### **PACKAGE OUTLINE**

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated



### **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com