


# CSD17507Q5AT Datasheet



https://www.DiGi-Electronics.com

DiGi Electronics Part Number CSD17507Q5AT-DG

Manufacturer Texas Instruments

Manufacturer Product Number CSD17507Q5AT

Description IC CLOCK BUFFER

Detailed Description N-Channel 30 V 13A (Ta), 65A (Tc) 3W (Ta) Surface

Mount 8-VSONP (5x6)



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# **Purchase and inquiry**

| Manufacturer Product Number:            | Manufacturer:                           |
|---|---|
| CSD17507Q5AT                            | Texas Instruments                       |
| Series:                                 | Product Status:                         |
| NexFETTM                                | Not For New Designs                     |
| FET Type:                               | Technology:                             |
| N-Channel                               | MOSFET (Metal Oxide)                    |
| Drain to Source Voltage (Vdss):         | Current - Continuous Drain (Id) @ 25°C: |
| 30 V                                    | 13A (Ta), 65A (Tc)                      |
| Drive Voltage (Max Rds On, Min Rds On): | Rds On (Max) @ Id, Vgs:                 |
| 4.5V, 10V                               | 10.8mOhm @ 11A, 10V                     |
| Vgs(th) (Max) @ Id:                     | Gate Charge (Qg) (Max) @ Vgs:           |
| 2.1V @ 250µA                            | 3.6 nC @ 4.5 V                          |
| Vgs (Max):                              | Input Capacitance (Ciss) (Max) @ Vds:   |
| ±20V                                    | 530 pF @ 15 V                           |
| FET Feature:                            | Power Dissipation (Max):                |
|   | 3W (Ta)                                 |
| Operating Temperature:                  | Mounting Type:                          |
| -55°C ~ 150°C (TJ)                      | Surface Mount                           |
| Supplier Device Package:                | Package / Case:                         |
| 8-VSONP (5x6)                           | 8-PowerTDFN                             |
| Base Product Number:                    |   |
| CSD17507                                |   |

# **Environmental & Export classification**

| RoHS Status:   | Moisture Sensitivity Level (MSL): |
|----------------|-----------------------------------|
| Not applicable | 1 (Unlimited)                     |
| ECCN:          | HTSUS:                            |
| EADOO          | 9541 20 0005                      |













CSD17507Q5A

SLPS243G -JULY 2010-REVISED JANUARY 2017

# CSD17507Q5A 30-V N-Channel NexFET™ Power MOSFET

#### **Features**


- Ultra-Low Qa and Qad
- Low-Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5-mm x 6-mm Plastic Package

# 2 Applications

- Point-of-Load Synchronous Buck in Networking, Telecom and Computing Systems
- Optimized for Control FET Applications

# 3 Description

This 30-V, 9-m $\Omega$ , SON 5-mm × 6-mm NexFET<sup>TM</sup> power MOSFET has been designed to minimize losses in power conversion applications.



# R<sub>DS(on)</sub> vs V<sub>GS</sub> 30 $T_C = 25^{\circ}C, I_D = 11 A$ $T_C = 125^{\circ}C, I_D = 11 A$ R<sub>DS(on)</sub> - On-State Resistance (mΩ) 20 0 10 12 14 16 V<sub>GS</sub> - Gate-to-Source Voltage (V)

#### **Product Summary**

| T <sub>A</sub> = 25°C |  | TYPICAL VALUE           |      | UNIT |  |
|-----------------------|--|-------------------------|------|------|--|
| $V_{DS}$              | V <sub>DS</sub> Drain-to-Source Voltage 30 |                         |      | V    |  |
| $Q_g$                 | Gate Charge Total (4.5 V)                  | 2.8                     |      | nC   |  |
| $Q_{gd}$              | Gate Charge Gate-to-Drain                  | 0.7                     |      | nC   |  |
| D                     | Drain-to-Source On Resistance              | V <sub>GS</sub> = 4.5 V | 11.8 | mΩ   |  |
| R <sub>DS(on)</sub>   | Drain-to-Source On Resistance              | V <sub>GS</sub> = 10 V  | 9    | m77  |  |
| V <sub>GS(th)</sub>   | Threshold Voltage                          | 1.6                     |      | V    |  |

#### Device Information<sup>(1)</sup>

| DEVICE       | MEDIA        | QTY  | PACKAGE                              | SHIP        |
|--------------|--------------|------|--------------------------------------|-------------|
| CSD17507Q5A  | 13-Inch Reel | 2500 | SON                                  | Tape        |
| CSD17507Q5AT | 7-Inch Reel  | 250  | 5.00-mm × 6.00-mm<br>Plastic Package | and<br>Reel |


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

| T <sub>A</sub> = 2                   | 5°C (unless otherwise stated)  | VALUE      | UNIT |  |
|--------------------------------------|--|------------|------|--|
| $V_{DS}$                             | Drain-to-Source Voltage  | 30         | ٧    |  |
| $V_{\text{GS}}$                      | Gate-to-Source Voltage   | ±20        | V    |  |
|                                      | Continuous Drain Current   | 65         |      |  |
| I <sub>D</sub>                       | Continuous Drain Current (Silicon Limited), $T_C = 25$ °C                                | 61         | Α    |  |
|                                      | Continuous Drain Current <sup>(1)</sup>  | 14         |      |  |
| $I_{DM}$                             | Pulsed Drain Current, T <sub>C</sub> = 25°C <sup>(2)</sup>                               | 163        | Α    |  |
| п                                    | Power Dissipation <sup>(1)</sup>   | 3.1        | 14/  |  |
| $P_D$                                | Power Dissipation, T <sub>C</sub> = 25°C   | 39         | W    |  |
| T <sub>J</sub> ,<br>T <sub>STG</sub> | Operating Junction,<br>Storage Temperature   | -55 to 150 | °C   |  |
| E <sub>AS</sub>                      | Avalanche Energy, Single Pulse $I_D = 30 \text{ A}, L = 0.1 \text{ mH}, R_G = 25 \Omega$ | 45         | mJ   |  |

- (1) Typical  $R_{\theta JA}=40^{\circ} C/W$  on a 1-in², 2-oz Cu pad on a 0.06-in thick FR4 PCB.
- (2) Max R<sub>θ,IC</sub> = 2°C/W, pulse duration ≤ 100 μs, duty cycle ≤ 1%.

#### **Gate Charge**





| Table of Collection | Tabl | e of | <b>Contents</b> |
|---------------------|------|------|-----------------|
|---------------------|------|------|-----------------|

| 1 |   | 6.2 Community Resources                             |
|---|---|---|
| 3 | Applications         1           Description         1           Revision History         2 | 6.4 Electrostatic Discharge Caution                 |
| 5 | Specifications4   | 7 Mechanical, Packaging, and Orderable Information9 |
|   | 5.1 Electrical Characteristics  | 7.1 Q5A Package Dimensions                          |
| 6 | 5.3 Typical MOSFET Characteristics  | 7.3 Recommended Stencil Opening                     |

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Cł       | nanges from Revision F (November 2016) to Revision G  | Page |
|----------|---|------|
| •        | Corrected package size in the <i>Description</i> section                                    | 1    |
| Cŀ       | nanges from Revision E (July 2011) to Revision F  | Page |
| •        | Changed Description text.   | 1    |
| •        | Added silicon limited continuous drain current to Absolute Maximum Ratings table.           | 1    |
| •        | Changed Note 2 in Absolute Maximum Ratings table.   | 1    |
| •        | Changed THERMAL CHARACTERISTICS table to Thermal Information table                          | 4    |
| •        | Changed R <sub>eJC</sub> from 1.9°C/W: to 2.1°C/W.  | 4    |
| •        | Changed R <sub>0,JA</sub> from 51°C/W: to 50°C/W.   | 4    |
| •        | Added Device and Documentation Support section.   | 8    |
| •        | Changed MECHANICAL DATA section to Mechanical, Packaging, and Orderable Information section | 9    |
| Cŀ       | nanges from Revision D (December 2010) to Revision E  | Page |
| •        | Changed V <sub>GS</sub> in the Abs Max Ratings table From: +20/-12 V To: ±20 V.             | 1    |
| <u>•</u> | Changed $I_{GSS}$ Test Conditions from $V_{GS}$ = 20 V +20/-12 V : to $V_{GS}$ = 20 V.      | 4    |
| Cr       | nanges from Revision C (November 2010) to Revision D  | Page |
| •        | Changed g <sub>fs</sub> Transconductance TYP value From: 16 S To: 44 S.                     | 4    |
| Cŀ       | nanges from Revision B (September 2010) to Revision C                                       | Page |
| •        | Added Stencil Recommendation illustration.  | 11   |
|          | Annual from Position A (Assurat 2010) to Position P   | Dana |
| Ch       | nanges from Revision A (August 2010) to Revision B  | Page |

Submit Documentation Feedback

Copyright © 2010–2017, Texas Instruments Incorporated



www.ti.com

### CSD17507Q5A

SLPS243G - JULY 2010-REVISED JANUARY 2017

| Cł | hanges from Original (July 2010) to Revision A | Page | е |
|----|--|------|---|
| •  | Changed the Y axis scale for Figure 5.         |      | 5 |

Product Folder Links: CSD17507Q5A



# 5 Specifications

#### 5.1 Electrical Characteristics

 $T_{A} = 25^{\circ}C$  (unless otherwise stated)

|                     | PARAMETER                        | TEST CONDITIONS  | MIN | TYP  | MAX  | UNIT       |
|---------------------|----------------------------------|--|-----|------|------|------------|
| STATIC              | CHARACTERISTICS                  |  |     |      |      |            |
| BV <sub>DSS</sub>   | Drain-to-source voltage          | $V_{GS} = 0 \text{ V}, I_{DS} = 250 \mu\text{A}$             | 30  |      |      | V          |
| I <sub>DSS</sub>    | Drain-to-source leakage current  | V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V                |     |      | 1    | μА         |
| I <sub>GSS</sub>    | Gate-to-source leakage current   | V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V                |     |      | 100  | nA         |
| V <sub>GS(th)</sub> | Gate-to-source threshold voltage | $V_{DS} = V_{GS}, I_{DS} = 250 \mu A$                        | 1.1 | 1.6  | 2.1  | V          |
| D                   | Drain to accurac on registance   | V <sub>GS</sub> = 4.5 V, I <sub>DS</sub> = 11 A              |     | 11.8 | 16.1 | <b>~</b> 0 |
| R <sub>DS(on)</sub> | Drain-to-source on resistance    | V <sub>GS</sub> = 10 V, I <sub>DS</sub> = 11 A               |     | 9.0  | 10.8 | mΩ         |
| 9 <sub>fs</sub>     | Transconductance                 | V <sub>DS</sub> = 15 V, I <sub>DS</sub> = 11 A               |     | 44   |      | S          |
| DYNAMI              | C CHARACTERISTICS                |  |     |      |      |            |
| C <sub>iss</sub>    | Input capacitance                |  |     | 410  | 530  | pF         |
| C <sub>oss</sub>    | Output capacitance               | $V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V},$<br>f = 1  MHz |     | 270  | 350  | pF         |
| C <sub>rss</sub>    | Reverse transfer capacitance     | , - 1 Will 2   |     | 23   | 30   | pF         |
| R <sub>G</sub>      | Series gate resistance           |  |     | 0.7  | 1.4  | Ω          |
| Qg                  | Gate charge total (4.5 V)        |  |     | 2.8  | 3.6  | nC         |
| Q <sub>gd</sub>     | Gate charge gate-to-drain        | V 45 V 1 44 A  |     | 0.7  |      | nC         |
| Q <sub>gs</sub>     | Gate charge gate-to-source       | V <sub>DS</sub> = 15 V, I <sub>DS</sub> = 11 A               |     | 1.3  |      | nC         |
| Q <sub>g(th)</sub>  | Gate charge at Vth               |  |     | 0.7  |      | nC         |
| Q <sub>oss</sub>    | Output charge                    | V <sub>DS</sub> = 13 V, V <sub>GS</sub> = 0 V                |     | 7.2  |      | nC         |
| t <sub>d(on)</sub>  | Turnon delay time                |  |     | 4.7  |      | ns         |
| t <sub>r</sub>      | Rise time                        | $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V},$             |     | 5.2  |      | ns         |
| t <sub>d(off)</sub> | Turnoff delay time               | $I_{DS} = 11 \text{ A}, R_G = 2 \Omega$                      |     | 5.7  |      | ns         |
| t <sub>f</sub>      | Fall time                        |  |     | 2.3  |      | ns         |
| DIODE C             | CHARACTERISTICS                  |  |     |      |      |            |
| V <sub>SD</sub>     | Diode forward voltage            | I <sub>SD</sub> = 11 A, V <sub>GS</sub> = 0 V                |     | 0.85 | 1    | V          |
| Q <sub>rr</sub>     | Reverse recovery charge          | V 40 V 1 44 A 37/4 000 A /                                   |     | 11   |      | nC         |
| t <sub>rr</sub>     | Reverse recovery time            | $V_{DS}$ = 13 V, $I_F$ = 11 A, di/dt = 300 A/ $\mu$ s        |     | 16   |      | ns         |
|                     |                                  | •  |     |      |      |            |


## 5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)


|                 | PARAMETER  | MIN | TYP | MAX | UNIT |
|-----------------|--|-----|-----|-----|------|
| $R_{\theta JC}$ | Thermal resistance junction-to-case <sup>(1)</sup> |     |     | 2.1 | °C/W |
| $R_{\theta JA}$ | Thermal resistance junction-to-ambient (1)(2)      |     |     | 50  | °C/W |

 <sup>(1)</sup> R<sub>θ,JC</sub> is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. R<sub>θ,JC</sub> is specified by design, whereas R<sub>θ,JA</sub> is determined by the user's board design.
 (2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.






Max  $R_{\theta JA} = 50^{\circ}\text{C/W}$  when mounted on 1 in<sup>2</sup> (6.45 cm<sup>2</sup>) of 2-oz (0.071-mm) thick Cu.



Max  $R_{\theta JA} = 125^{\circ} C/W$  when mounted on a minimum pad area of 2-oz (0.071-mm) thick Cu.

# 5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)




Copyright © 2010–2017, Texas Instruments Incorporated



# **Typical MOSFET Characteristics (continued)**


 $T_A = 25$ °C (unless otherwise stated)



100  $T_C = 125^{\circ}C$ 90  $T_C = 25^{\circ}C$ IDS - Drain-to-Source Current (A)  $T_C = -55^{\circ}C$ 80 70 60 50 40 30 20 10 0 1.5 3.5 4.5 5.5 1 V<sub>GS</sub> - Gate-to-Source Voltage (V)  $V_{DS} = 5 V$ 

Figure 2. Saturation Characteristics

Figure 3. Transfer Characteristics







Figure 4. Gate Charge

Figure 5. Capacitance






Figure 7. On-State Resistance vs Gate-to-Source Voltage


Submit Documentation Feedback


Copyright © 2010–2017, Texas Instruments Incorporated

www.ti.com


# **Typical MOSFET Characteristics (continued)**

 $T_A = 25$ °C (unless otherwise stated)












Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature



## 6 Device and Documentation Support

#### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Product Folder Links: CSD17507Q5A

### 6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Submit Documentation Feedback


Copyright © 2010–2017, Texas Instruments Incorporated

SLPS243G - JULY 2010 - REVISED JANUARY 2017

# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 Q5A Package Dimensions




| DIM |      | MILLIMETERS |      |
|-----|------|-------------|------|
| DIM | MIN  | NOM         | MAX  |
| Α   | 0.90 | 1.00        | 1.10 |
| b   | 0.33 | 0.41        | 0.51 |
| С   | 0.20 | 0.25        | 0.34 |
| D1  | 4.80 | 4.90        | 5.00 |
| D2  | 3.61 | 3.81        | 4.02 |
| E   | 5.90 | 6.00        | 6.10 |
| E1  | 5.70 | 5.75        | 5.80 |
| E2  | 3.38 | 3.58        | 3.78 |
| E3  | 3.03 | 3.13        | 3.23 |
| е   | 1.17 | 1.27        | 1.37 |
| e1  | 0.27 | 0.37        | 0.47 |
| e2  | 0.15 | 0.25        | 0.35 |
| Н   | 0.41 | 0.56        | 0.71 |
| K   | 1.10 | _           | _    |
| L   | 0.51 | 0.61        | 0.71 |
| L1  | 0.06 | 0.13        | 0.20 |
| θ   | 0°   | _           | 12°  |

Product Folder Links: CSD17507Q5A



# 7.2 Recommended PCB Pattern




| DIM   | MILLIMETERS | 3     | INCHES |       |  |
|-------|-------------|-------|--------|-------|--|
| DIIVI | MIN         | MAX   | MIN    | MAX   |  |
| F1    | 6.205       | 6.305 | 0.244  | 0.248 |  |
| F2    | 4.46        | 4.56  | 0.176  | 0.18  |  |
| F3    | 4.46        | 4.56  | 0.176  | 0.18  |  |
| F4    | 0.65        | 0.7   | 0.026  | 0.028 |  |
| F5    | 0.62        | 0.67  | 0.024  | 0.026 |  |
| F6    | 0.63        | 0.68  | 0.025  | 0.027 |  |
| F7    | 0.7         | 8.0   | 0.028  | 0.031 |  |
| F8    | 0.65        | 0.7   | 0.026  | 0.028 |  |
| F9    | 0.62        | 0.67  | 0.024  | 0.026 |  |
| F10   | 4.9         | 5     | 0.193  | 0.197 |  |
| F11   | 4.46        | 4.56  | 0.176  | 0.18  |  |


For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).



## 7.3 Recommended Stencil Opening



### 7.4 Q5A Tape and Reel Information



#### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black static-dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.

Copyright © 2010–2017, Texas Instruments Incorporated





10-Dec-2020

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan               | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|------------------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| CSD17507Q5A      | ACTIVE | VSONP        | DQJ                | 8    | 2500           | RoHS-Exempt & Green    | SN                            | Level-1-260C-UNLIM | -55 to 150   | CSD17507                | Samples |
| CSD17507Q5AT     | ACTIVE | VSONP        | DQJ                | 8    | 250            | RoHS-Exempt<br>& Green | SN                            | Level-1-260C-UNLIM | -55 to 150   | CSD17507                | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**



10-Dec-2020

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated



# **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com