


# **SN74AHC04QPWRQ1 Datasheet**



https://www.DiGi-Electronics.com

DiGi Electronics Part Number SN74AHC04QPWRQ1-DG

Manufacturer Texas Instruments

Manufacturer Product Number SN74AHC04QPWRQ1

Description IC INVERTER 6CH 1-INP 14TSSOP

Detailed Description Inverter IC 6 Channel 14-TSSOP



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



## **Purchase and inquiry**

Manufacturer Product Number:	Manufacturer:
SN74AHC04QPWRQ1	Texas Instruments
Series:	Product Status:
74AHC	Obsolete
Logic Type:	Number of Circuits:
Inverter	6
Number of Inputs:	Features:
1	
Voltage - Supply:	Current - Quiescent (Max):
2V ~ 5.5V	2 μΑ
Current - Output High, Low:	Input Logic Level - Low:
8mA, 8mA	0.5V ~ 1.65V
Input Logic Level - High:	Max Propagation Delay @ V, Max CL:
1.5V ~ 3.85V	7.5ns @ 5V, 50pF
Operating Temperature:	Grade:
-40°C ~ 125°C	Automotive
Qualification:	Mounting Type:
AEC-Q100	Surface Mount
Supplier Device Package:	Package / Case:
14-TSSOP	14-TSSOP (0.173", 4.40mm Width)
Base Product Number:	
74AHC04	

## **Environmental & Export classification**

8542.39.0001

RoHS Status:	Moisture Sensitivity Level (MSL):
ROHS3 Compliant	3 (168 Hours)
REACH Status:	ECCN:
REACH Unaffected	EAR99
HTSUS:	





SN74AHC04-Q1

SCLS536D - AUGUST 2003 - REVISED JUNE 2023

## **SN74AHC04-Q1 Automotive Hex Inverter**

#### 1 Features

- Qualified for automotive applications
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating range of 2-V to 5.5-V V  $_{\rm CC}$

## 2 Applications

- Synchronize inverted clock inputs
- Debounce a switch
- Invert a digital signal

#### 3 Description

The SN74AHC04 contains six independent inverters. This device performs the Boolean function  $Y = \overline{A}$ .

#### **Package Information**

PART NUMBER	NUMBER PACKAGE <sup>(1)</sup> PACKAGE					
	D (SOIC, 14)	8.65 mm × 6 mm				
SN74AHC04-Q1	PW (TSSOP, 14)	5 mm × 6.4 mm				
	BQA (WQFN, 14)	3 mm × 2.5 mm				

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.





## **Table of Contents**

1 Features1	8 Detailed Description
2 Applications1	8.1 Functional Block Diagram
3 Description1	8.2 Device Functional Modes
4 Revision History2	9 Application and Implementation
5 Pin Configuration and Functions3	9.1 Power Supply Recommendations
6 Specifications4	9.2 Layout9
6.1 Absolute Maximum Ratings4	10 Device and Documentation Support10
6.2 ESD Ratings4	10.1 Document Support (Analog)
6.3 Recommended Operating Conditions4	10.2 Receiving Notification of Documentation Updates 10
6.4 Thermal Information5	10.3 Support Resources10
6.5 Electrical Characteristics5	10.4 Trademarks10
6.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V5	10.5 Electrostatic Discharge Caution10
6.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V5	10.6 Glossary10
6.8 Noise Characteristics6	11 Mechanical, Packaging, and Orderable
6.9 Operating Characteristics6	Information10
7 Parameter Measurement Information7	

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current vers	ion.
Changes from Revision C (April 2023) to Revision D (June 2023)	Page
Added BQA package to Package Information table	1
• Updated thermal values for PW package from RθJA = 113 to 147.7, all values in °C/W	5
• Added thermal value for RθJA: BQA = 88.3, all values in °C/W	5
Changes from Revision B (April 2008) to Revision C (April 2023)	Page
<ul> <li>Added Applications, Package Information table, Pin Functions table, ESD Ratings table, The table, Device Functional Modes, Application and Implementation section, Power Supply Resection, Layout section, Device and Documentation Support section, and Mechanical, Pack Orderable Information section.</li> </ul>	commendations kaging, and



## **5 Pin Configuration and Functions**




Figure 5-1. D or PW Package (Top View)

Table 5-1. Pin Functions

	PIN	I/O	DESCRIPTION		
NAME	NO.	<b>-</b> 1/O	DESCRIPTION		
1A	1	Input	Channel 1, Input A		
1Y	2	Output	Channel 1, Output Y		
2A	3	Input	Channel 2, Input A		
2Y	4	Output	Channel 2, Output Y		
3A	5	Input	Channel 3, Input A		
3Y	6	Output	Channel 3, Output Y		
GND	7	_	round		
4Y	8	Output	annel 4, Output Y		
4A	9	Input	Channel 4, Input A		
5Y	10	Output	Channel 5, Output Y		
5A	11	Input	Channel 5, Input A		
6Y	12	Output	Channel 6, Output Y		
6A	13	Input	Channel 6, Input A		
V <sub>CC</sub>	14	_	Positive Supply		
Thermal Pad	1	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply		

1. BQA Package only.



#### **6 Specifications**

#### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)1

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>2</sup>	Input voltage range	out voltage range		7	V
V <sub>O</sub> <sup>2</sup>	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	(V <sub>I</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM) <sup>1</sup>	±1500	V

<sup>(1)</sup> AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### **6.3 Recommended Operating Conditions**

over recommended operating free-air temperature range (unless otherwise noted)<sup>1</sup>

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85			
		V <sub>CC</sub> = 2 V		0.5		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 2 V		-50	μA	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3.3 V ± 0.3 V		-4	A	
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA	
		V <sub>CC</sub> = 2 V		50	μA	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3.3 V ± 0.3 V		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8		
A+/A>,	A In most to a market and make	V <sub>CC</sub> = 3.3 V ± 0.3 V		100	no/\/	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Submit Document Feedback



#### **6.4 Thermal Information**

			SN74AHC04-Q1			
THERMAL METRIC(1)			PW (TSSOP)	BQA (WQFN)	UNIT	
		14 PINS	14 PINS	14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86	147.7	88.3	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, (SPRA953).

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T <sub>A</sub>	= 25°C		MIN	MAY	UNIT
FARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	IVIIIN	MAX	UNIT
		2 V	1.9	2		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		
V <sub>OH</sub>		4.5 V	4.4	4.5		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		
	I <sub>OH</sub> = −8 mA	4.5 V	3.94			3.8		
		2 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μA
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20	μA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10			pF

## 6.6 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	TA	= 25°C		MIN	MAX	UNIT
PARAMETER	(INPUT)	10 (001701)	MIN	MIN	TYP	MAX	IVIIIN	IVIAA	UNII
t <sub>PLH</sub>	Δ.	Y	Y C <sub>L</sub> = 15 pF -		5	8.9	1	10.5	
t <sub>PHL</sub>	A				5	8.9	1	10.5	ns
t <sub>PLH</sub>	۸	V	V 0 - 50 - 5		7.5	11.4	1	13	no
t <sub>PHL</sub>	A	Y C <sub>L</sub> = 50 pF		7.5	11.4	1	13	ns	

## 6.7 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD CAPACITANCE	T <sub>A</sub>	= 25°C		MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	LUAD CAPACITANCE	MIN	TYP	MAX	IVIIIN	IVIAA	
t <sub>PLH</sub>	Α	V	C. = 15 pE		3.8	5.5	1	6.5	
t <sub>PHL</sub>		Ţ	C <sub>L</sub> = 15 pF		3.8	5.5	1	6.5	ns
t <sub>PLH</sub>	۸	V	C = 50 pE		5.3	7.5	1	8.5	no
t <sub>PHL</sub>	A	Ţ	C <sub>L</sub> = 50 pF		5.3	7.5	1	8.5	ns



## **6.8 Noise Characteristics**

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{1}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.4		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.4		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.8		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

(1) Characteristics are for surface-mount packages only.

## **6.9 Operating Characteristics**


 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load, f = 1 MHz	12	pF

Submit Document Feedback



#### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 7-1. Load Circuit and Voltage Waveforms

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$V_{CC}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND
Open Drain	V <sub>CC</sub>



## **8 Detailed Description**

## 8.1 Functional Block Diagram



Figure 8-1. Logic Diagram, Each Inverter (Positive Logic)

#### **8.2 Device Functional Modes**

**Table 8-1. Function Table (Each Inverter)** 

INPUT	ОИТРИТ					
A	Y					
Н	L					
L	Н					

Submit Document Feedback



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 9.2 Layout

#### 9.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Layout Diagram are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{\rm CC}$ ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

#### 9.2.1.1 Layout Example




Figure 9-1. Layout Diagram



#### 10 Device and Documentation Support

### 10.1 Document Support (Analog)

#### 10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74AHC04-Q1	Click here	Click here	Click here	Click here	Click here

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback



## PACKAGE OPTION ADDENDUM

www.ti.com 5-Jul-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CNIZAALICOAODDCAOA	A OTIVE	2010		4.4	2500	Dallo e Craar	(6)	Laval 4 0000 LINUIM	40 += 405	ALICO404	
SN74AHC04QDRG4Q1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC04Q1	Samples
SN74AHC04QDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC04Q1	Samples
											Samples
SN74AHC04QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC04Q1	Samples
											Samples
SN74AHC04QWBQARQ1	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC04Q	Samples
											Bampics

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

#### SN74AHC04QPWRQ1 Texas Instruments IC INVERTER 6CH 1-INP 14TSSOP

## TEXAS INSTRUMENTS

## **PACKAGE OPTION ADDENDUM**

www.ti.com 5-Jul-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHC04-Q1:

Catalog: SN74AHC04

● Enhanced Product: SN74AHC04-EP

Military: SN54AHC04

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

#### TAPE AND REEL INFORMATION





_	Tanana and a same and a same and a same and a same a s
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC04QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC04QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC04QWBQARQ1	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)
SN74AHC04QPWRG4Q1	TSSOP	PW	14	2000	353.0	353.0	32.0
SN74AHC04QPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC04QWBQARQ1	WQFN	BQA	14	3000	210.0	185.0	35.0

## **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

**D0014A** 


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **GENERIC PACKAGE VIEW**


**BQA 14** 

WQFN - 0.8 mm max height

2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **BQA0014B**



## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **EXAMPLE BOARD LAYOUT**

## **BQA0014B**

## WQFN - 0.8 mm max height


PLASTIC QUAD FLATPACK - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated



## **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

















Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com