

# PI6C4921502TQ1ZHWEX Datasheet



DiGi Electronics Part Number

Manufacturer Product Number

Description

Manufacturer

**Detailed Description** 

PI6C4921502TQ1ZHWEX-DG

**Diodes Incorporated** 

PI6C4921502TQ1ZHWEX

CLOCK BUFFER W-QFN5050-32 T&R 2.

Clock Fanout Buffer (Distribution) IC 3:2 1.5 GHz 32 -WFQFN Exposed Pad

https://www.DiGi-Electronics.com



Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.



# Purchase and inquiry

Manufacturer Product Number:	Manufacturer:
PI6C4921502TQ1ZHWEX	Diodes Incorporated
Series:	Product Status:
	Active
Туре:	Number of Circuits:
Fanout Buffer (Distribution)	1
Ratio - Input:Output:	Differential - Input:Output:
3:2	Yes/Yes
Input:	Output:
LVCMOS, LVDS, Crystal	LVCMOS, LVDS
Frequency - Max:	Voltage - Supply:
1.5 GHz	2.375V ~ 3.465V
Operating Temperature:	Mounting Type:
-40°C ~ 125°C (TA)	Surface Mount
Grade:	Qualification:
Automotive	AEC-Q100
Package / Case:	Supplier Device Package:
32-WFQFN Exposed Pad	32-WQFN (5x5)

# **Environmental & Export classification**

RoHS Status: ROHS3 Compliant REACH Status:

**REACH Unaffected** 

Moisture Sensitivity Level (MSL):

1 (Unlimited)





#### High Performance Automotive 2/4 Ports LVDS Fanout Buffer


#### Description

The DIODES PI6C492150xTQ is an automotive high-performance LVDS fanout buffer device which supports up to 1.5GHz frequency. This device is ideal for systems that need to distribute low-jitter clock signals to multiple destinations.

#### Application(s)

- Networking Systems, including Switches and Routers
- High-Frequency Backplane-based Computing and Telecom Platforms
- ADAS
- Automotive Infotainment

#### **Block Diagram**



#### Features

- 2/4 LVDS Outputs with 2 Banks •
- Supports LVPECL, LVDS, HCSL, CML, CMOS or Crystal Input •
- LVCMOS Reference Output Up to 200MHz
- Up to 1.5GHz Output Frequency for Differential Outputs
- Ultra-low Additive Phase Jitter: <0.03ps (Differential 156.25MHz, • 12KHz to 20MHz Integration Range)
- Selectable Reference Inputs Support Either Single-Ended or Differential or Xtal
- Low Skew Between Outputs within Banks (<40ps)
- Low Delay from Input to Output (Tpd typical <1.5ns)
- Separate Input Output Supply Voltage for Level Shifting
- 2.5V / 3.3V Power Supply
- AEC-Q100 Qualified, Automotive Grade 1 Support
- Ambient Operating Temperature: -40°C to 125°C
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2) ٠
- Halogen and Antimony Free. "Green" Device (Note 3)
- The PI6C492150xTQ is suitable for automotive applications requiring specific change control; this part is AEC-Q100 qualified, PPAP capable, and manufactured in IATF 16949 certified facilities.

https://www.diodes.com/quality/product-definitions/

- Packaging (Pb-free & Green):
  - 32-pin WQFN (ZHW)

#### Notes:

<sup>1.</sup> No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

<sup>2.</sup> See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.


<sup>4.</sup> Automotive products are AEC-Q100 qualified and are PPAP capable. Refer to https://www.diodes.com/quality/.






### **Pin Configuration**

#### PI6C4921504TQ





# **Pin Description**

PI6C4921504TQ Pin #	PI6C4921502TQ Pin#	Pin Name	Туре	Description
1, 8, 17, 24	1, 8, 17, 24	GND	Power	Negative power supply
9, 25, 32	6, 7, 9, 18, 19, 25, 32	NC	-	Not Connect
2, 5	2, 5	V <sub>ddA</sub>	Power	Power supply for Bank A Output buffers. $V_{ddA}$ operates from 3.3V or 2.5V
13	13	CLK_SEL0	Input	Clock input source selection pin
16	16	CLK_SEL1	Input	Clock input source selection pin
14,	14,	CLK0	T (	
15	15	nCLK0	Input	Differential clock input
27,	27,	CLK1	T . (	
26	26	nCLK1	Input	Differential clock input
11	11	XTAL_In	Input	Input for crystal, XO, or single ended clock
12	12	XTAL_Out	Output	Output for crystal. Leave Xtal_Out floating if Xtal_In is driven by a single ended clock
10, 28	10, 28	V <sub>DD</sub>	Power	Power supply for core
18,		nQB1	0.1.1	
19	-	QB1	Output	Differential output clock
21,	21,	nQB0	0.1.1	
22	22	QB0	Output	Differential output clock





PI6C4921504TQ Pin #	PI6C4921502TQ Pin#	Pin Name	Туре	Description
29	29	Ref_Out	Output	Reference output clock
7, 6	_	nQA1 QA1	Output	Differential output clock
4, 3	4, 3	nQA0 QA0	Output	Differential output clock
ePad	ePad	ePad	GND	Connect to the PCB ground
20, 23	20, 23	V <sub>ddB</sub>	Power	Power supply for Bank B Output buffers. $V_{ddB}$ operates from 3.3 V or 2.5V
30	30	VddRef	Power	Power supply for reference clock output
31	31	RefOutEn	Input	REFout enable input





### **Function Table**

Table 1: Input Selection

CLK_SEL1	CLK_SEL0	Selected Input
0	0	CLK0, nCLK0
0	1	CLK1, nCLK1
1	Х	XTAL_In

Table 2: Reference Output Enable

REFout_EN	<b>REFout STATE</b>
0	Disabled (Hi-Z)
1	Enabled

Table 3: CLKx Input vs. Output States

State of Selected Input Clock	State of Enabled Outputs
CLKx and nCLKx Inputs Floating	Logic Low
CLKx and nCLKx Inputs Shorted Together	Not Supported. Output is Undefined
CLKx Logic Low	Logic Low
CLKx Logic High	Logic High





#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested)

Storage Temperature55 to +150°C
Supply Voltage to Ground Potential (V $_{\rm DD,}$ V $_{\rm DDO})$ -0.5 to +4.6V
Inputs (Referenced to GND)0.5 to $V_{\mbox{\scriptsize DD}}\mbox{+}0.5\mbox{V}$
Clock Output (Referenced to GND)0.5 to $V_{\mbox{\scriptsize DD}}\mbox{+}0.5\mbox{V}$
Latch Up200mA
ESD Protection (Input) 2000V min (HBM)
Junction Temperature

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Power Supply Characteristics and Operating Conditions**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
V <sub>DD</sub>	Core Supply Voltage		2.375		3.465	V
V <sub>DDO</sub>	Output Supply Voltage	$V_{DDO} \le V_{DD}$	2.375		3.465	V
I <sub>DD</sub>	Core Power Supply Current	All LVDS Loaded		50	65	
I <sub>DDO</sub>	Output Power Supply Current	All LVDS Loaded		35	46	mA
T <sub>A</sub>	Ambient Operating Temperature <sup>(1)</sup>	LVDS output	-40		125	°C

Note:

1. Either T<sub>A</sub> used as operating condition

#### **DC Electrical Specifications - Differential Inputs**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
I <sub>IH</sub>	Input High current	Input = $V_{DD}$			150	uA
I <sub>IL</sub>	Input Low current	Input = GND	-150			uA
C <sub>IN</sub>	Input capacitance			3		PF
V <sub>IH</sub>	Input high voltage				V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input low voltage		-0.3			V
V <sub>ID</sub>	Input Differential Amplitude PK- PK		0.15		1.3	V
V <sub>CM</sub>	Common model input voltage		0.25		V <sub>DD</sub> -1.2	V
ISO <sub>mux</sub>	MUX isolation			-89		dBc

#### **DC Electrical Specifications - LVCMOS Inputs**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
I <sub>IH</sub>	Input High current	Input = $V_{DD}$			150	uA





Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
I <sub>IL</sub>	Input Low current	Input = GND	-150			uA
V <sub>IH</sub>	Input high voltage	$V_{DD} = 3.3 V$	2.0		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input low voltage	$V_{DD} = 3.3 V$	-0.3		0.8	V
V <sub>IH</sub>	Input high voltage	$V_{DD} = 2.5 V$	1.7		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input low voltage	$V_{DD} = 2.5 V$	-0.3		0.7	V

#### **DC Electrical Specifications- LVDS Outputs**

Parameter	Description	Conditions	Min.	Тур.	Max.	Units
V <sub>OH</sub>	Output High voltage		1.4	1.5	1.6	V
V <sub>OL</sub>	Output Low voltage		1	1.1	1.25	V
Vocm	Output commode voltage		1.2	1.3	1.45	V
DVocm	Change in Vocm between com- pletely output states				50	mV

## **DC Electrical Specifications – LVCMOS Outputs**

Parameter	Description	Conditions	Min.	Тур.	Max.	Units
		$V_{DDO} = 3.3V + -5\%, I_{OH} = -8mA$	2.3			V
V <sub>OH</sub>	Output High voltage	$V_{\rm DDO} = 2.5 V + - 5\%, I_{\rm OH} = -8 m A$	1.5			V
V <sub>OL</sub>	Output Low voltage	$V_{DDO} = 3.3V + -5\%$ , $I_{OL} = 8mA$			0.5	V
		$V_{DDO} = 2.5V + - 5\%, I_{OL} = 8mA$			0.4	V
V <sub>OH</sub>	Output High voltage	$V_{DDO} = 3.3V + -5\%, I_{OH} = -24mA$	2.1			V
		$V_{DDO} = 2.5V + - 5\%$ , $I_{OH} = -16mA$	1.5			V
V <sub>OL</sub>	Output Low voltage	$V_{DDO} = 3.3V + -5\%$ , $I_{OL} = 24mA$			1	V
		$V_{DDO} = 2.5V + -5\%$ , $I_{OL} = 16mA$			0.8	V

## **AC Electrical Specifications – LVDS Outputs**

Parameter	Description	Conditions		Min.	Тур.	Max.	Units
F <sub>out</sub>	Clock output frequency	LVDS				1500	MHz
T <sub>r</sub>	Output rise time	From 20% to 80%	LVDS	100	150	300	ps
T <sub>f</sub>	Output fall time	From 80% to 20%	LVDS	100	150	300	ps





Parameter	Description	Conditions		Min.	Тур.	Max.	Units
	Output duty cycle	Frequency < 650MHz, $V_{\rm ID} \ge 400mV$	LVDS	47		53	
T <sub>odc</sub>		Frequency < 1GHz, $V_{ID} \ge 400 mV$	LVDS	45		55	%
		Frequency < 1.5GHz, $V_{ID} \ge 400 \text{mV}$	LVDS	40		60	
V <sub>PP</sub>	Output swing Single-ended	LVDS outputs @ <1GHz		250		600	mV
		LVDS outputs @ >1GHz		250		550	
Ŧ		156.25MHz, 12kHz to 20MHz			0.02		ps
T <sub>j</sub>	Buffer additive jitter RMS	156.25MHz, 10kHz to 1MHz			0.01		ps
T <sub>sk</sub>	Output Skew	4 outputs devices, outputs in same bank, with same load, at DUT.			15	40	ps
$T_{PD}$	Propagation Delay	LVDS @ 3.3V, 100MHz			570		ps
T <sub>od</sub>	Valid to HiZ				200	ns	
T <sub>oe</sub>	HiZ to valid					200	ns
T <sub>P2P Skew</sub>	Part to Part Skew <sup>(1)</sup>				80	120	ps

#### **AC Electrical Specifications – CMOS**

Parameter	Description	Conditions	Min.	Тур.	Max.	Units
_		XTAL input	10		50	MHz
F <sub>out</sub>	Ref_Out frequency	Reference input			200	MHz
T	Der Com a 1 dittion litter DMC	XTAL input		0.3		ps
Γ <sub>j</sub>	Buffer additive jitter RMS	Reference input		0.03		ps
t <sub>r/</sub> t <sub>f</sub>	Rise time, Fall time	$C_{L} = 5pF$		0.8		ns
		$C_L = 5pF$				
T <sub>odc</sub>	Output duty cycle	3.3V, max test freq. 200MHz	45		55	%
		2.5V, max test freq. 150MHz				
t <sub>PD</sub>	Propagation delay	3.3V, 25MHz		4500		ps
t <sub>s</sub>	Setup time		300			ps
t <sub>sod</sub>	Clock edge to output disable	Ref_Out	2		4	cycles
t <sub>soe</sub>	Clock edge to output enable	Ref_Out	2		4	cycles
R <sub>IUT</sub>		$V_{\rm DDO}{=}3.3\mathrm{V}\pm5\%$		30		Ω
	Output Impedance	$V_{DDO} = 2.5V \pm 5\%$		45		Ω

Notes:

1. This parameter is guaranteed by design





## **Crystal Characteristics**

Parameter	Min.	Тур.	Max.	Units
Mode of Oscillation		Fundamental		
Frequency Range	10		50	MHz
Equivalent Series Resistance (ESR)			70	Ω
Shunt Capacitance			7	pF
Load Capacitance	10		18	pF
Drive Level			500	μW

#### **Recommended Crystals**

Diodes Recommends:

a) GC2500003 XTAL 49S/SMD(4.0 mm), 25M, CL=18pF, +/-30ppm http://www.pericom.com/pdf/datasheets/se/GC\_GF.pdf


b) FY2500091, SMD 5x3.2(4P), 25M, CL=18pF, +/-30ppm http://www.pericom.com/pdf/datasheets/se/FY\_F9.pdf

c) FL2500047, SMD 3.2x2.5(4P), 25M, CL=18pF, +/-20ppm http://www.pericom.com/pdf/datasheets/se/FL.pdf







## **Propagation Delay (T<sub>PD</sub>)**



#### Part to Part Skew




#### **Output Skew (TSK)**









#### **LVDS Output Swing vs. Frequency**




#### **Propagation Delay vs Temperature**



#### **1.5GHz LVDS Waveform**



2.5V LVDS Waveform



3.3V LVDS Waveform






#### **Phase Noise and Additive Jitter**


Output phase noise (Dark Blue) vs Input Phase noise (light blue)

Additive jitter is calculated at 25MHz ~71fS RMS (12kHz to 5MHz). Additive jitter =  $\sqrt{(\text{Output jitter}^2 - \text{Input jitter}^2)}$ 

Ref\_out 25MHz Phase Noise Plot, VDD=VDDO=3.3V, 25°C , Driven by 25MHz CMOS XO



#### 156.25M LVDS Output Additive Jitter Noise Plot, 3.3V




3.3V LVDS Output Jitter 88fs vs. Input 72fs






#### **Configuration Test Load Board Termination for LVDS Outputs**



### **Configuration Test Load Board Termination for LVCMOS Outputs**







#### **Application Information**

#### Wiring the differential input to accept single ended levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD} = 3.3V$ , V\_REF should be 1.25V and R2/R1 = 0.609.





Figure 1. Single-ended Input to Differential Input Device

#### **Power Supply Filtering Techniques**


As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. All power pins should be individually connected to the power supply plane through vias, and 0.1µF an 1µF bypass capacitors should be used for each pin.









#### Single Ended Input, AC Couple




#### Single Ended Input, DC Couple




#### LVPECL, AC Couple, Thevenin Equivalent




## Single Ended Input, DC Couple



#### Driving X1 with a Single Ended Input




#### LVPECL, DC Couple, Thevenin Equivalent









#### LVDS DC Couple




#### LVDS AC Couple with Internal Termination




#### Single Ended LVPECL, DC Couple, Thevenin Equivalent




### LVDS AC Couple at Load



#### Single Ended LVPECL, DC Couple




Single Ended LVPECL, AC Couple, Thevenin Equivalent








#### LVPECL/ LVDS AC and DC Input





## **Part Marking**


Top mark not available at this time. To obtain advance information regarding the top mark, please contact your local sales representative.





#### **Packaging Mechanical**

#### 32-WQFN (ZHW)



For latest package info.

 $please\ check:\ http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/pericom-packaging/pericom-packaging-mechanicals-and-thermal-characteristics/pericom-packaging/pericom-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-mechanicals-and-thermal-characteristics/pericom-packaging-packaging-packa$ 

#### **Ordering Information**

Ordering Code	Package Code	Package Description	Operating Temperature
PI6C4921502TQ1ZHWEX	ZHW	32-contact, W-QFN5050-32 (SWP)	-40°C to 125°C
PI6C4921504TQ1ZHWEX	ZHW	32-contact, W-QFN5050-32 (SWP)	-40°C to 125°C

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm

antimony compounds.

4. Q = Automotive Compliant

5. 1 = AEC-Q100 Grade Level

6. E = Pb-free and Green

7. X suffix = Tape/Reel

PI6C492150xTQ





#### IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH RE-GARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MER-CHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, guality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. 4. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/termsand-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6 Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical 7. inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8 Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/ important-notice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners. © 2023 Diodes Incorporated. All Rights Reserved.

#### www.diodes.com



# **OUR CERTIFICATE**

DiGi provide top-quality products and perfect service for customer worldwide through standardization, technological innovation and continuous improvement. DiGi through third-party certification, we striciy control the quality of products and services. Welcome your RFQ to Email: Info@DiGi-Electronics.com

	<section-header></section-header>		
Marchine Marchine   Marchine M	Market	Marchine Marchine Image: Control of the sector of the sec	





Tel: +00 852-30501935

RFQ Email: Info@DiGi-Electronics.com

DiGi is a global authorized distributor of electronic components.